

ISL78201

40V 2.5A Regulator with Integrated High-Side MOSFET for Synchronous Buck or Boost Buck Converter

FN8615
Rev 2.00
August 15, 2016

The [ISL78201](#) is an AEC-Q100 qualified 40V, 2.5A synchronous buck or boost buck controller with a high-side MOSFET and low-side driver integrated. In Buck mode, the ISL78201 supports a wide input range of 3V to 40V. In Boost-Buck mode, the input range can be extended down to 2.5V and output regulation can be maintained when V_{IN} drops below V_{OUT} , enabling sensitive electronics to remain on during cold-cranking and start-stop applications.

The ISL78201 has a flexible selection of operation modes including forced PWM mode and an optional switch to PFM mode for light loads. In PFM mode, the quiescent input current is as low as 300 μ A and can be further reduced to 180 μ A with AUXVCC connected to V_{OUT} under 12V V_{IN} and 5V V_{OUT} application. The load boundary between PFM and PWM can be programmed to cover wide applications.

The low-side driver can be either used to drive an external low-side MOSFET for a synchronous buck, or left unused for a standard non-synchronous buck. The low-side driver can also be used to drive a boost converter as a preregulator that greatly expands the operating input voltage range down to 2.5V or lower (refer to ["Typical Application Schematic III - Boost Buck Converters"](#) on page 5).

The ISL78201 offers the most robust current protections. It uses peak current mode control with cycle-by-cycle current limiting. It is implemented with frequency foldback undercurrent limit condition; in addition, the hiccup overcurrent mode is also implemented to guarantee reliable operations under harsh short conditions. The ISL78201 has comprehensive protections against various faults including overvoltage and over-temperature protections, etc.

Features

- Buck mode: input voltage range 3V to 40V (refer to ["Input Voltage"](#) on page 14 for more details)
- Boost mode expands operating input voltage lower than 2.5V (refer to ["Input Voltage"](#) on page 14 for more details)
- Selectable forced PWM mode or PFM mode
- 300 μ A IC quiescent current (PFM, no load); 180 μ A input quiescent current (PFM, no load, V_{OUT} tied to AUXVCC)
- Less than 5 μ A (MAX) shutdown input current (IC disabled)
- Operational topologies
 - Synchronous buck
 - Non-synchronous buck
 - Two-stage boost buck
 - Noninverting single inductor buck boost
- Programmable frequency from 200kHz to 2.2MHz and frequency synchronization capability
- $\pm 1\%$ Tight voltage regulation accuracy
- Reliable cycle-by-cycle overcurrent protection
 - Temperature compensated current sense
 - Programmable OC limit
 - Frequency foldback and hiccup mode protection
- 20 Ld HTSSOP package
- [AEC-Q100](#) qualified
- Pb-free (RoHS compliant)

Applications

- Automotive applications
- General purpose power regulator
- 24V Bus power
- Battery power
- Embedded processor and I/O supplies




FIGURE 1. TYPICAL APPLICATION





FIGURE 2. EFFICIENCY, SYNCHRONOUS BUCK, PFM MODE, V_{OUT} 5V, $T_A = +25^\circ C$

Pin Configuration



Functional Pin Description

PIN NAME	PIN #	DESCRIPTION
PGND	1	This pin is used as the ground connection of the power flow including driver.
BOOT	2	This pin provides bias voltage to the high-side MOSFET driver. A bootstrap circuit is used to create a voltage suitable to drive the internal N-channel MOSFET. The boot charge circuitries are integrated inside the IC. No external boot diode is needed. A 1 μ F ceramic capacitor is recommended to be used between BOOT and PHASE pin.
VIN	3, 4	Connect the input rail to these pins that are connected to the drain of the integrated high-side MOSFET, as well as the source for the internal linear regulator that provides the bias of the IC. Range: 3V to 40V. With the part switching, the operating input voltage applied to the VIN pins must be under 40V. This recommendation allows for short voltage ringing spikes (within a couple of ns time range) due to switching while not exceeding absolute maximum ratings.
SGND	5	This pin provides the return path for the control and monitor portions of the IC.
VCC	6	This pin is the output of the internal linear regulator that supplies the bias for the IC including the driver. A minimum 4.7 μ F decoupling ceramic capacitor is recommended between VCC to ground.
AUXVCC	7	This pin is the input of the auxiliary internal linear regulator, which can be supplied by the regulator output after power-up. With such a configuration, the power dissipation inside the IC is reduced. The input range for this LDO is 3V to 20V. In Boost mode operation, this pin works as boost output overvoltage detection pin. It detects the boost output through a resistor divider. When the voltage on this pin is above 0.8V, the boost PWM is disabled; and when voltage on this pin is below 0.8V minus the hysteresis, the boost PWM is enabled. Range: 3V to 20V.
EN	8	The controller is enabled when this pin is pulled HIGH or left floating. The IC is disabled when this pin is pulled LOW. Range: 0V to 5.5V.
FS	9	To connect this pin to VCC, or GND, or left open will force the IC to have 500kHz switching frequency. The oscillator switching frequency can also be programmed by adjusting the resistor from this pin to GND.
SS	10	Connect a capacitor from this pin to ground. This capacitor, along with an internal 5 μ A current source, sets the soft-start interval of the converter. Also this pin can be used to track a ramp on this pin.
FB	11	This pin is the inverting input of the voltage feedback error amplifier. With a properly selected resistor divider connected from VOUT to FB, the output voltage can be set to any voltage between the input rail (reduced by maximum duty cycle and voltage drop) and the 0.8V reference. Loop compensation is achieved by connecting an RC network across COMP and FB. The FB pin is also monitored for overvoltage events.
COMP	12	Output of the voltage feedback error amplifier.
ILIMIT	13	Programmable current limit pin. With this pin connected to the VCC pin, or to GND, or left open, the current limit threshold is set to default 3.6A; the current limit threshold can be programmed with a resistor from this pin to GND.
MODE	14	Mode selection pin. Pull this pin to GND for forced PWM mode; to have it floating or connected to VCC will enable PFM mode when the peak inductor current is below the default threshold of 700mA. The current boundary threshold between PFM and PWM can also be programmed with a resistor at this pin to ground. For more details on PFM mode operation refer to the "Functional Description" on page 13 .

Functional Pin Description (Continued)

PIN NAME	PIN #	DESCRIPTION
PGOOD	15	PGOOD is an open-drain output and pull-up this pin with a resistor to VCC for proper function. PGOOD will be pulled low under the events when the output is out of regulation (OV or UV) or EN pin is pulled low. PGOOD rising has a fixed 128 cycles delay.
PHASE	16, 17	These pins are the PHASE nodes that should be connected to the output inductor. These pins are connected to the source of the high-side N channel MOSFET.
EXT_BOOST	18	This pin is used to set Boost mode and monitor the battery voltage that is the input of the boost converter. After VCC POR, the controller will detect the voltage on this pin, if voltage on this pin is below 200mV, the controller is set in Synchronous/Non-synchronous Buck mode and latch in this state unless VCC is below the POR falling threshold; if the voltage on this pin after VCC POR is above 200mV, the controller is set in Boost mode and latch in this state. In Boost mode, this pin is used to monitor input voltage through a resistor divider. By setting the resistor divider, the high threshold and hysteresis can be programmed. When voltage on this pin is above 0.8V, the PWM output (LGATE) for the boost converter is disabled, and when voltage on this pin is below 0.8V minus the hysteresis, the boost PWM is enabled. In Boost mode operation, PFM is disabled when boost PWM is enabled. Check Boost mode operation in the " Functional Description " on page 13 for more details.
SYNC	19	This pin can be used to synchronize two or more ISL78201 controllers. Multiple ISL78201s can be synchronized with their SYNC pins connected together. An 180° phase shift is automatically generated between the master and slave ICs. The internal oscillator can also lock to an external frequency source applied on this pin with square pulse waveform (with frequency 10% higher than the IC's local frequency, and pulse width higher than 150ns). This pin should be left floating if not used. Range: 0V to 5.5V.
LGATE	20	In Synchronous Buck mode, this pin is used to drive the lower side MOSFET to improve efficiency. A 5.1k or smaller value resistor has to be added to connect LGATE to ground to avoid a false turn-on of the LGATE caused by coupling noise. In Non-synchronous Buck mode when a diode is used as the bottom-side power device, this pin should be connected to VCC through a resistor (less than 5k) before VCC start-up to have low-side driver (LGATE) disabled. In Boost mode, it can be used to drive the boost power MOSFET. The boost control PWM is the same with the buck control PWM.
PAD	21	Bottom thermal pad. It is not connected to any electrical potential of the IC. In layout it must be connected to PCB ground copper plane with an area as large as possible to effectively reduce the thermal impedance.

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS COMPLIANT)	PKG. DWG. #
ISL78201AVEZ	78201 AVEZ	-40 to +105	20 Ld HTSSOP	M20.173A

NOTES:

- Add "-T" suffix for 2.5k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to [TB347](#) for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- For Moisture Sensitivity Level (MSL), please see device information page for [ISL78201](#). For more information on MSL please see techbrief [TB363](#).

TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

PART NUMBER	TOPOLOGY	BOOST	AUXVCC	PFM	PACKAGE
ISL78201	Boost Buck with Internal High-Side MOSFET	Yes	Yes	Yes	20 Ld HTSSOP
ISL78206	Buck with Internal High-Side MOSFET	No	No	No	20 Ld HTSSOP

Block Diagram




FIGURE 3. BLOCK DIAGRAM

Typical Application Schematic I




FIGURE 4A. SYNCHRONOUS BUCK




FIGURE 4B. NON-SYNCHRONOUS BUCK

FIGURE 4. SYNCHRONOUS AND NON-SYNCHRONOUS BUCK SCHEMATICS

Typical Application Schematic II - V_{CC} Switchover to V_{OUT}




FIGURE 5A. SYNCHRONOUS BUCK




FIGURE 5B. NON-SYNCHRONOUS BUCK

FIGURE 5. V_{CC} SWITCHOVER TO V_{OUT} SCHEMATICS

Typical Application Schematic III - Boost Buck Converters




FIGURE 6A. 2-STAGE BOOST BUCK




FIGURE 6B. NON-INVERTING SINGLE INDUCTOR BUCK BOOST

FIGURE 6. BOOST-BUCK CONVERTER SCHEMATICS

Absolute Maximum Ratings

VIN, PHASE	(GND - 0.3V) to +44V
VCC	(GND - 0.3V) to +6.0V
AUXVCC	(GND - 0.3V) to +22V
Absolute Boot Voltage, V _{BOOT}	+50.0V
Upper Driver Supply Voltage, V _{BOOT} - V _{PHASE}	+6.0V
All Other Pins	(GND - 0.3V) to VCC + 0.3V
ESD Rating	
Human Body Model (Tested per AEC Q100-002D)	2kV
Machine Model (Tested per JESD22-A115C)	250V
Charged Device Model (Tested per AEC-Q100-011C1)	1kV
Latch-Up Rating (Tested per AEC Q100-004D; Class II, Level A)	100mA

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ_{JC} (°C/W)
HTSSOP Package (Notes 4, 5)	35	3.5
Maximum Junction Temperature (Plastic Package)	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-Free Reflow Profile	see TB493	

Recommended Operating Conditions

Supply Voltage on VIN	3V to 40V
AUXVCC	(GND - 0.3V) to +20V
Ambient Temperature Range (Automotive)	-40°C to +105°C
Junction Temperature Range	-40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief [TB379](#).
- For θ_{JC} , the “case temp” location is the center of the exposed metal pad on the package underside.

Electrical Specifications Refer to “[Block Diagram](#)” on [page 4](#) and Typical Application Schematics (beginning on [page 5](#)). Operating conditions unless otherwise noted: V_{IN} = 12V, or V_{CC} = 4.5V, T_A = -40°C to +105°C. Typical values are at T_A = +25°C. **Boldface limits apply across the operating temperature range, -40°C to +105°C.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
V_{IN} SUPPLY						
VIN Pin Voltage Range		VIN pin	3.05		40	V
		VIN connected to VCC	3.05		5.50	V
Operating Supply Current	I _Q	MODE = V _{CC} /FLOATING (PFM), no load at the output		300		μA
		MODE = GND (Forced PWM), V _{IN} = 12V, IC Operating, not including driving current		1.3		mA
Shutdown Supply Current	I _{IN_SD}	EN connected to GND, V _{IN} = 12V		2.8	4.5	μA
INTERNAL MAIN LINEAR REGULATOR						
MAIN LDO V _{CC} Voltage	V _{CC}	V _{IN} > 5V	4.2	4.5	4.8	V
MAIN LDO Dropout Voltage	V _{DROPOUT_MAIN}	V _{IN} = 4.2V, I _{VCC} = 35mA		0.30	0.52	V
		V _{IN} = 3V, I _{VCC} = 25mA		0.25	0.42	V
V _{CC} Current Limit of MAIN LDO				60		mA
INTERNAL AUXILIARY LINEAR REGULATOR						
AUXVCC Input Voltage Range	VAUXVCC		3		20	V
AUX LDO V _{CC} Voltage	V _{CC}	VAUXVCC > 5V	4.2	4.5	4.8	V
LDO Dropout Voltage	V _{DROPOUT_AUX}	VAUXVCC = 4.2V, I _{VCC} = 35mA		0.30	0.52	V
		VAUXVCC = 3V, I _{VCC} = 25mA		0.25	0.42	V
Current Limit of AUX LDO				60		mA
AUX LDO Switchover Rising Threshold	V _{AUXVCC_RISE}	AUXVCC voltage rise, switch to auxiliary LDO	2.97	3.10	3.20	V
AUX LDO Switchover Falling Threshold	VAUXVCC_FALL	AUXVCC voltage fall, switch back to main BIAS LDO	2.73	2.87	2.97	V
AUX LDO Switchover Hysteresis	VAUXVCC_HYS	AUXVCC switchover hysteresis		0.2		V
POWER-ON RESET						
Rising V _{CC} POR Threshold	V _{PORH_RISE}		2.82	2.90	3.05	V
Falling V _{CC} POR Threshold	V _{PORL_FALL}			2.6	2.8	V
V _{CC} POR Hysteresis	V _{PORL_HYS}			0.3		V

Electrical Specifications Refer to “Block Diagram” on page 4 and Typical Application Schematics (beginning on page 5). Operating conditions unless otherwise noted: $V_{IN} = 12V$, or $V_{CC} = 4.5V$, $T_A = -40^\circ C$ to $+105^\circ C$. Typical values are at $T_A = +25^\circ C$. **Boldface limits apply across the operating temperature range, $-40^\circ C$ to $+105^\circ C$.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
ENABLE						
Required Enable On Voltage	V_{ENH}		1.7			V
Required Enable Off Voltage	V_{ENL}				1	V
EN Pull-Up Current	I_{EN_PULLUP}	$V_{EN} = 1.2V, V_{IN} = 24V$		1.5		μA
		$V_{EN} = 1.2V, V_{IN} = 12V$		1.2		μA
		$V_{EN} = 1.2V, V_{IN} = 5V$		0.9		μA
OSCILLATOR						
PWM Frequency	F_{OSC}	$R_T = 665k\Omega$	160	200	240	kHz
		$R_T = 51.1k\Omega$	1870	2200	2530	kHz
		FS pin connected to VCC or floating or GND	450	500	550	kHz
MIN ON Time	t_{MIN_ON}			130	225	ns
MIN OFF Time	t_{MIN_OFF}			210	330	ns
SYNCHRONIZATION						
Input High Threshold	V_{IH}			2		V
Input Low Threshold	V_{IL}			0.5		V
Input Minimum Pulse Width				25		ns
Input Impedance				100		k Ω
Input Minimum Frequency Divided by Free Running Frequency				1.1		N/A
Input Maximum Frequency Divided by Free Running Frequency				1.6		N/A
Output Pulse Width		$C_{SYNC} = 100pF$		100		ns
Output Pulse High	V_{OH}	$R_{LOAD} = 1k\Omega$		VCC - 0.25		V
Output Pulse Low	V_{OL}			GND		V
REFERENCE VOLTAGE						
Reference Voltage	V_{REF}			0.8		V
System Accuracy			-1.0		1.0	%
FB Pin Source Current				5		nA
SOFT-START						
Soft-Start Current	I_{SS}		3	5	7	μA
ERROR AMPLIFIER						
Unity Gain-Bandwidth		$C_{LOAD} = 50pF$		10		MHz
DC Gain		$C_{LOAD} = 50pF$		88		dB
Maximum Output Voltage				3.6		V
Minimum Output Voltage				0.5		V
Slew Rate	SR	$C_{LOAD} = 50pF$		5		V/ μs
PFM MODE CONTROL						
Default PFM Current Threshold		MODE = VCC or floating		700		mA
INTERNAL HIGH-SIDE MOSFET						
Upper MOSFET $r_{DS(ON)}$	$r_{DS(ON)_UP}$	(Note 7) Limits apply for $+25^\circ C$		127	140	m Ω
LOW-SIDE MOSFET GATE DRIVER						
LGATE Source Resistance		100mA source current		3.5		Ω
LGATE Sink Resistance		100mA sink current		2.8		Ω

Electrical Specifications Refer to “Block Diagram” on page 4 and Typical Application Schematics (beginning on page 5). Operating conditions unless otherwise noted: $V_{IN} = 12V$, or $V_{CC} = 4.5V$, $T_A = -40^\circ C$ to $+105^\circ C$. Typical values are at $T_A = +25^\circ C$. **Boldface limits apply across the operating temperature range, $-40^\circ C$ to $+105^\circ C$.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
BOOST CONVERTER CONTROL						
EXT_BOOST Boost_Turn-Off Threshold Voltage			0.74	0.8	0.86	V
EXT_BOOST Hysteresis Sink Current	$I_{EXT_BOOST_HYS}$		2.1	3.2	4.2	μA
AUXVCC Boost Turn-Off Threshold Voltage			0.74	0.8	0.86	V
AUXVCC Hysteresis Sink Current	I_{AUXVCC_HYS}		2.1	3.2	4.2	μA
POWER GOOD MONITOR						
Overvoltage Rising Trip Point	V_{FB}/V_{REF}	Percentage of reference point	104	110	116	%
Overvoltage Rising Hysteresis	V_{FB}/V_{OVTRIP}	Percentage below OV trip point		3		%
Undervoltage Falling Trip Point	V_{FB}/V_{REF}	Percentage of reference point	84	90	96	%
Undervoltage Falling Hysteresis	V_{FB}/V_{UVTRIP}	Percentage above UV trip point		3		%
PGOOD Rising Delay	t_{PGOODR_DELAY}			128		cycle
PGOOD Leakage Current		PGOOD HIGH, $V_{PGOOD} = 4.5V$		10		nA
PGOOD Low Voltage	V_{PGOOD}	PGOOD LOW, $I_{PGOOD} = 0.2mA$		0.10		V
OVERCURRENT PROTECTION						
Default Cycle-by-Cycle Current Limit Threshold	I_{OC_1}	ILIMIT = GND or VCC or floating	3	3.6	4.2	A
Hiccup Current Limit Threshold	I_{OC_2}	Hiccup, I_{OC_2}/I_{OC_1}		115		%
OVERVOLTAGE PROTECTION						
OV 120% Trip Point		Active in and after soft-start Percentage of Reference Point LG = UG = LOW		120		%
OV 120% Release Point		Active in and after soft-start Percentage of reference point		102.5		%
OV 110% Trip Point		Active after soft-start done Percentage of reference point LG = UG = LOW		110		%
OV 110% Release Point		Active after soft-start done Percentage of reference point		102.5		%
OVER-TEMPERATURE PROTECTION						
Over-Temperature Trip Point				160		$^\circ C$
Over-Temperature Recovery Threshold				140		$^\circ C$

NOTES:

- Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ C$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- Wire bonds included.

Performance Curves




FIGURE 7. EFFICIENCY, SYNCHRONOUS BUCK, FORCED PWM MODE, 500kHz, V_{OUT} 5V, $T_A = +25^\circ\text{C}$




FIGURE 8. EFFICIENCY, SYNCHRONOUS BUCK, PFM MODE, V_{OUT} 5V, $T_A = +25^\circ\text{C}$




FIGURE 9. LINE REGULATION, V_{OUT} 5V, $T_A = +25^\circ\text{C}$




FIGURE 10. LOAD REGULATION, V_{OUT} 5V, $T_A = +25^\circ\text{C}$




FIGURE 11. EFFICIENCY, SYNCHRONOUS BUCK, FORCED PWM MODE, 500kHz, V_{OUT} 3.3V, $T_A = +25^\circ\text{C}$




FIGURE 12. EFFICIENCY, SYNCHRONOUS BUCK, PFM MODE, V_{OUT} 3.3V, $T_A = +25^\circ\text{C}$

Performance Curves (Continued)




FIGURE 13. INPUT QUIESCENT CURRENT UNDER NO LOAD, PFM MODE, AUXVCC CONNECTED TO V_{OUT}, V_{OUT} = 5V




FIGURE 14. IC DIE TEMPERATURE UNDER +105°C AMBIENT TEMPERATURE, 100 CFM, 500kHz, V_{OUT} = 5V, I_O = 2A




FIGURE 15. IC DIE TEMPERATURE UNDER +25°C AMBIENT TEMPERATURE, STILL AIR, 500kHz, I_O = 2A




FIGURE 16. IC DIE TEMPERATURE UNDER +25°C AMBIENT TEMPERATURE, STILL AIR, 500kHz, V_{OUT} = 9V




FIGURE 17. UPPER MOSFET r_{DS(ON)} (mΩ) OVER-TEMPERATURE

Performance Curves (Continued)




FIGURE 18. SYNCHRONOUS BUCK MODE, V_{IN} 36V, I_O 2A, ENABLE ON




FIGURE 19. SYNCHRONOUS BUCK MODE, V_{IN} 36V, I_O 2A, ENABLE OFF




FIGURE 20. V_{IN} 36V, PREBIASED START-UP




FIGURE 21. SYNCHRONOUS BUCK WITH FORCE PWM MODE, V_{IN} 36V, I_O 2A




FIGURE 22. V_{IN} 24V, 0 TO 2A STEP LOAD, FORCE PWM MODE




FIGURE 23. V_{IN} 24V, 80mA LOAD, PFM MODE

Performance Curves (Continued)




FIGURE 24. V_{IN} 24V, 0 TO 2A STEP LOAD, PFM MODE




FIGURE 25. NON-SYNCHRONOUS BUCK, FORCE PWM MODE, V_{IN} 12V, NO LOAD




FIGURE 26. NON-SYNCHRONOUS BUCK, FORCE PWM MODE, V_{IN} 12V, 2A




FIGURE 27. BOOST BUCK MODE, BOOST INPUT STEP FROM 40V TO 3V




FIGURE 28. BOOST BUCK MODE, BOOST INPUT STEP FROM 3V TO 40V




FIGURE 29. BOOST BUCK MODE, V_O = 9V, I_O = 1.8A, BOOST INPUT DROPS FROM 16V TO 9V DC

Performance Curves (Continued)




FIGURE 30. EFFICIENCY, BOOST BUCK, 500kHz, V_{OUT} 12V, $T_A = +25^\circ\text{C}$

Functional Description

Initialization

Initially, the ISL78201 continually monitors the voltage at the EN pin. When the voltage on the EN pin exceeds its rising threshold, the internal LDO will start-up to build up V_{CC} . After Power-On Reset (POR) circuits detect that the V_{CC} voltage has exceeded the POR threshold, the soft-start will be initiated.

Soft-Start

The Soft-Start (SS) ramp is built up in the external capacitor on the SS pin that is charged by an internal 5 μA current source.

$$C_{SS}[\mu\text{F}] = 6.5 \cdot t_{SS}[\text{S}] \quad (\text{EQ. 1})$$

The SS ramp starts from 0V to a voltage above 0.8V. Once SS reaches 0.8V, the bandgap reference takes over and the IC goes into steady-state operation. The soft-start time is referring to the duration for SS pin ramps from 0 to 0.8V while output voltage ramps up with the same rate from 0 to target regulated voltage. The required capacitance at the SS pin can be calculated from [Equation 1](#).

The SS plays a vital role in the Hiccup mode of operation. The IC works as a cycle-by-cycle peak current limiting at overload condition. When a harsh condition occurs and the current in the upper side MOSFET reaches the second overcurrent threshold, the SS pin is pulled to ground and a dummy soft-start cycle is initiated. At the dummy SS cycle, the current to charge the soft-start capacitor is cut down to 1/5 of its normal value. Therefore, a dummy SS cycle takes 5 times that of the regular SS cycle. During the dummy SS period, the control loop is disabled and has no PWM output. At the end of this cycle, it will start the normal SS. The Hiccup mode persists until the second overcurrent threshold is no longer reached.

The ISL78201 is capable of start-up with prebiased output.

PWM Control

Pulling the MODE pin to GND will set the IC in forced PWM mode. The ISL78201 employs the peak current mode PWM control for fast transient response and cycle-by-cycle current limiting. See [“Block Diagram” on page 4](#).

The PWM operation is initialized by the clock from the oscillator. The upper MOSFET is turned on by the clock at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current sense signal and the slope compensation signal reaches the error amplifier output voltage level, the PWM comparator is triggered to shut down the PWM logic to turn off the high-side MOSFET. The high-side MOSFET stays off until the next clock signal comes for the next cycle.


The output voltage is sensed by a resistor divider from V_{OUT} to the FB pin. The difference between the FB voltage and 0.8V reference is amplified and compensated to generate the error voltage signal at the COMP pin. Then the COMP pin signal is compared with the current ramp signal to shut down the PWM.

PFM Mode Operation

To pull the MODE pin HIGH (>2.5V) or leave the MODE pin floating will set the IC to have Pulse Frequency Modulation (PFM) operation in light load. In PFM mode, the switching frequency is dramatically reduced to minimize the switching loss. The ISL78201 enters PFM mode when the MOSFET peak current is lower than the PWM/PFM boundary current threshold. This threshold is 700mA as default when there is no programming resistor at MODE pin. It can also be programmed by a resistor at the MODE pin to ground (see [Equation 2](#)).

$$R_{MODE} = \frac{118500}{IPFM + 0.2} \quad (\text{EQ. 2})$$

Where IPFM is the desired PWM/PFM boundary current threshold and R_{MODE} is the programming resistor. The usable resistor value range to program PFM current threshold is 150k Ω to 200k Ω . The R_{MODE} value out of this range is not recommended.

FIGURE 31. R_{MODE} vs I_{PFM}

Synchronous and Non-Synchronous Buck

The ISL78201 supports both synchronous and non-synchronous buck operations.

In synchronous buck configuration, a 5.1k or smaller value resistor has to be added to connect LGATE to ground to avoid a false turn-on of the LGATE caused by coupling noise.

For a non-synchronous buck operation when a power diode is used as the low-side power device, the LGATE driver can be disabled with LGATE connected to V_{CC} (before IC start-up). For non-synchronous buck, the phase node will show oscillations after high-side turns off (as shown in [Figure 24](#) - blue trace). This is normal due to the oscillations among the parasitic capacitors at phase node and output inductor. A RC snubber (typically 200Ω and 2.2nF) at phase node can reduce this ringing.

AUXVCC Switchover

The ISL78201 has an auxiliary LDO integrated as shown in the block diagram on [page 4](#). It is used to replace the internal MAIN LDO function after the IC start-up. "[Typical Application Schematic II - V_{CC} Switchover to V_{OUT}](#)" on [page 5](#) shows its basic application setup with output voltage connected to AUXVCC. After the IC soft-start is complete and the output voltage is built up to a steady state, (once the AUXVCC pin voltage is over the AUX LDO Switchover Rising Threshold) the MAIN LDO is shut off and the AUXILIARY LDO is activated to bias V_{CC}. Since the AUXVCC pin voltage is lower than the input voltage V_{IN}, the internal LDO dropout voltage and consequent power loss is reduced. This feature brings substantial efficiency improvements in light load range especially at high input voltage applications.

When the voltage at AUXVCC falls below the AUX LDO Switchover Falling Threshold, the AUXILIARY LDO is shut off and the MAIN LDO is reactivated to bias V_{CC}. At the OV/UV fault events, the IC will switchover from AUXILIARY LDO to MAIN LDO.

The AUXVCC switchover function is offered in buck configuration. It is not offered in boost configuration when the AUXVCC pin is used to monitor the boost output voltage for OVP.

Input Voltage

With the part switching, the operating ISL78201 input voltage must be under 40V. This recommendation allows for short

voltage ringing spikes (within a couple of ns time range) due to part switching while not exceeding an absolute maximum rating of 44V.

The lowest IC operating input voltage (VIN pin) depends on V_{CC} voltage and the rising and falling V_{CC} POR threshold in the Electrical Specifications table on [page 6](#). At IC start-up when V_{CC} is just over rising POR threshold, switching does not occur until soft-start begins. Thus, the IC minimum start-up voltage on the VIN pin is 3.05V (Maximum of Rising V_{CC} POR). When the soft-start is initiated, the regulator is switching and the dropout voltage across the internal LDO increases due to driving current. Thus, the IC VIN pin shutdown voltage is related to driving current and V_{CC} POR falling threshold. The internal upper side MOSFET has typical 10nC gate drive. For a typical example of synchronous buck with 4nC lower MOSFET gate drive and 500kHz switching frequency, the driving current is 7mA total causing a 70mV drop across internal LDO under 3V V_{IN}. Then the IC shutdown voltage on the VIN pin is 2.87V (2.8V + 0.07V). In practical design, extra room should be taken into account with concerns of voltage spikes at VIN.

With boost buck configuration, the input voltage range can be expanded further down to 2.5V or lower depending on the boost stage voltage drop upon maximum duty cycle. Since the boost output voltage is connected to the VIN pin as the buck inputs, after the IC starts up, the IC will keep operating and switching as long as the boost output voltage can keep the V_{CC} voltage higher than falling threshold. Refer to "[Boost Converter Operation](#)" on [page 15](#) for more details.

Output Voltage

The output voltage can be programmed down to 0.8V by a resistor divider from V_{OUT} to FB. For Buck, the maximum achievable voltage is (V_{IN} * D_{MAX} - V_{DROP}), where V_{DROP} is the voltage drop in the power path including mainly the MOSFET r_{DS(ON)} and inductor DCR. The maximum duty cycle D_{MAX} is decided by (1 - f_{SW} * t_{MIN(OFF)}).

Output Current

With the high-side MOSFET integrated, the maximum current the ISL78201 can support is decided by the package and many operating conditions including input voltage, output voltage, duty cycle, switching frequency and temperature, etc. From the thermal perspective, the die temperature should not be above +125 °C with the power loss dissipated inside of the IC.

[Figures 14](#) through [16](#) show the thermal performance of this part operating in buck at different conditions. The part can output 2.5A under typical buck application condition V_{IN} 8~36V, V_{OUT} 5V, 500kHz, still air and +85 °C ambient conditions. The output current should be derated under any conditions causing the die temperature to exceed +125 °C.

[Figure 14](#) shows a 5V, 2A output application over V_{IN} range under +105 °C ambient temperature with 100 CFM air flow.

[Figure 15](#) shows 2A applications under +25 °C still air conditions. Different V_{OUT} (5V, 9V, 12V, 20V) applications thermal data are shown over V_{IN} range at +25 °C and still air. The temperature rise data in this figure can be used to estimate the die temperature at different ambient temperatures under various operating conditions. Note: More temperature rise is expected at higher

ambient temperatures due to more conduction loss caused by $r_{DS(ON)}$ increase.

[Figure 16](#) shows thermal performance under various output currents and input voltages. It shows the temperature rise trend with load and V_{IN} changes.

Basically, the die temperature equals the sum of ambient temperature and the temperature rise resulting from power dissipated from the IC package with a certain junction to ambient thermal impedance θ_{JA} . The power dissipated in the IC is related to the MOSFET switching loss, conduction loss and the internal LDO loss. Besides the load, these losses are also related to input voltage, output voltage, duty cycle, switching frequency and temperature. With the exposed pad at the bottom, the heat of the IC mainly goes through the bottom pad and θ_{JA} is greatly reduced. The θ_{JA} is highly related to layout and air flow conditions. In layout, multiple vias (20) are strongly recommended in the IC bottom pad. In addition, the bottom pad with its vias should be placed in ground copper plane with an area as large as possible connected through multiple layers. The θ_{JA} can be reduced further with air flow.

For applications with high output current and bad operating conditions (compact board size, high ambient temperature, etc.), synchronous buck is highly recommended since the external low-side MOSFET generates smaller heat than the external low-side power diode. This helps to reduce PCB temperature rise around the ISL78201 and less junction temperature rise.

Boost Converter Operation

The Typical Application Schematic III on [page 5](#) shows the circuits where the boost works as a prestage to provide input to the following Buck stage. This is for applications when the input voltage could drop to a very low voltage in some constants (in some battery powered systems as an example), causing the output voltage drops out of regulation. The boost converter can be enabled to boost the input voltage up to keep the output voltage in regulation. When the system input voltage recovers back to normal, the boost stage is disabled while only the buck stage is switching.

The EXT_BOOST pin is used to set Boost mode and monitor the boost input voltage. At IC start-up before soft-start, the controller will latch in Boost mode when the voltage on this pin is above 200mV; it will latch in Synchronous Buck mode if voltage on this pin is below 200mV. In Boost mode, the low-side driver output PWM has the same PWM signal with the buck regulator.

In Boost mode, the EXT_BOOST pin is used to monitor the boost input voltage to turn on and turn off the boost PWM. The AUXVCC pin is used to monitor the boost output voltage to turn on and turn off the boost PWM.

Referring to [Figure 32](#), a resistor divider from the boost input voltage to the EXT_BOOST pin is used to detect the boost input voltage. When the voltage on the EXT_BOOST pin is below 0.8V, the boost PWM is enabled with a fixed 500 μ s soft-start when the boost duty cycle increases from $t_{MINON} \cdot f_{SW}$ to ~50% and a 3 μ A sinking current is enabled at the EXT_BOOST pin for hysteresis purposes. When the voltage on the EXT_BOOST pin recovers to above 0.8V, the boost PWM is disabled immediately. Use

[Equation 3](#) to calculate the upper resistor R_{UP} (R_1 in [Figure 32](#)) for a desired hysteresis VHYS at boost input voltage.

$$R_{UP}[M\Omega] = \frac{V_{HYS}}{3[\mu A]} \quad (\text{EQ. 3})$$

Use [Equation 4](#) to calculate the lower resistor R_{LOW} (R_2 in [Figure 32](#)) according to a desired boost enable threshold.

$$R_{LOW} = \frac{R_{UP} \cdot 0.8}{\sqrt{V_{FTH} - 0.8}} \quad (\text{EQ. 4})$$

Where V_{FTH} is the desired falling threshold on boost input voltage to turn on the boost, 3 μ A is the hysteresis current, and 0.8V is the reference voltage to be compared.

Note the boost start-up threshold has to be selected in a way that the buck is operating well at close loop before boost start-up. Otherwise, large inrush current at boost start-up could occur at boost input due to the buck loop saturation. The boost start-up input voltage threshold should be set high enough to cover the DC voltage drop of boost inductor and diode, also the buck's maximum duty cycle and voltage conduction drop. This ensures buck is not reaching maximum duty cycle before boost start-up.

Similarly, a resistor divider from boost output voltage to the AUXVCC pin is used to detect the boost output voltage. When the voltage on the AUXVCC pin is below 0.8V, the boost PWM is enabled with a fixed 500 μ s soft-start and a 3 μ A sinking current is enabled at the AUXVCC pin for hysteresis purpose. When the voltage on the AUXVCC pin recovers to above 0.8V, the boost PWM is disabled immediately. Use [Equation 3](#) to calculate the upper resistor R_{UP} (R_3 in [Figure 32 on page 16](#)) according to a desired hysteresis VHYS at boost output voltage. Use [Equation 4](#) to calculate the lower resistor R_{LOW} (R_4 in [Figure 32](#)) according to a desired boost enable threshold at boost output.

Assuming V_{BAT} is the boost input voltage, V_{OUTBST} is the boost output voltage and V_{OUT} is the buck output voltage, the steady state transfer functions are:

$$V_{OUTBST} = \frac{1}{1-D} \cdot V_{BAT} \quad (\text{EQ. 5})$$

$$V_{OUT} = D \cdot V_{OUTBST} = \frac{D}{1-D} \cdot V_{BAT} \quad (\text{EQ. 6})$$

From [Equations 5](#) and [6](#), [Equation 7](#) can be derived to estimate the steady state boost output voltage as a function of V_{BAT} and V_{OUT} :

$$V_{OUTBST} = V_{BAT} + V_{OUT} \quad (\text{EQ. 7})$$

After the IC starts up, the boost buck converters can keep working when the battery voltage drops extremely low because the IC's bias (VCC) LDO is powered by the boost output. For an example of 3.3V output application, when the battery drops to 2V, the V_{IN} pin voltage is powered by the boost output voltage that is 5.2V ([Equation 7](#)), meaning the V_{IN} pin (buck input) still needs 5.2V to keep the IC working.




FIGURE 32. BOOST CONVERTER CONTROL

Note in the previous mentioned case, the boost input current could be high because the input voltage is very low ($V_{IN} \cdot I_{IN} = V_{OUT} \cdot I_{OUT} / \text{Efficiency}$). If the design is to achieve the low input operation with full load, the inductor and MOSFET have to be selected to have enough current ratings to handle the high current appearing at boost input. The boost inductor current are the same with the boost input current, which can be estimated in [Equation 8](#), where P_{OUT} is the output power, V_{BAT} is the boost input voltage, and EFF is the estimated efficiency of the whole boost and buck stages.

$$I_{L_{IN}} = \frac{P_{OUT}}{V_{BAT} \cdot \text{EFF}} \quad (\text{EQ. 8})$$

Based on the same concerns of boost input current, the start-up sequence must follow the rule that the IC is enabled after the boost input voltage rises above a certain level. The shutdown sequence must follow the rule that the IC is disabled first before the boost input power source is turned off. At Boost mode applications where there is no external control signal to enable/disable the IC, an external input UVLO circuit must be implemented for the start-up and shutdown sequence.

PFM is not available in Boost mode.

Noninverting Single Inductor Buck Boost Converter Operation

[Figure 6B on page 5](#) in “Typical Application Schematic III - Boost Buck Converters” shows a noninverting single inductor buck boost configuration. The recommended setting is to connect a resistor divider 100kΩ (1%) and 15kΩ (1%) from VCC pin to both EXT_BOOST and AUXVCC pins (EXT_BOOST and AUXVCC pins are directly connected) as shown in [Figure 6B on page 5](#). In this way, the EXT_BOOST pin voltage is set with a voltage higher than the Boost mode detection threshold 0.2V (Typical) at start-up, which sets the IC in Boost mode. During and after soft-start, the EXT_BOOST and AUXVCC pins' voltages have voltages lower than the boost switching-disable threshold 800mV to keep boost constantly PWM switching.

Just like in the 2-stage Boost Buck mode, LGATE is switching ON with the same phase of upper FETs switching ON, meaning both upper and lower-side FETs are ON and OFF at the same time with the same duty cycle. When both FETs are ON, the input voltage charges the inductor current ramping up for duration of DT; when both FETs are OFF, inductor current is free wheeling through the 2 power diodes to output, and output voltage discharge the inductor current ramping down for $(1 - D)T$ (in CCM mode). The steady state DC transfer function is shown in [Equation 9](#):

$$V_{OUT} = \frac{D}{1 - D} \cdot V_{IN} \quad (\text{EQ. 9})$$

Where V_{IN} is the input voltage, V_{OUT} is the buck-boost output voltage, D is duty cycle.

Another useful equation is to calculate the inductor DC current as shown in [Equation 10](#):

$$I_{L_{DC}} = \frac{1}{1 - D} \cdot I_{OUT} \quad (\text{EQ. 10})$$

Where $I_{L_{DC}}$ is the inductor DC current and I_{OUT} is the output DC current.

[Equation 10](#) says the inductor current is charging output only during $(1 - D)T$, which means inductor current has larger DC current than output load current. Thus, for this part with high-side FET integrated, the noninverting buck-boost configuration has less load current capability compared with buck and 2-stage boost-buck configurations. Its load current capability depends mainly on the duty cycle and inductor current.

Inductor ripple current is calculated using [Equation 11](#)

$$I_{L_{RIPPLE}} = \frac{V_{OUT}(1 - D)T}{L} \quad (\text{EQ. 11})$$

The inductor peak current is,

$$I_{L_{PEAK}} = I_{L_{DC}} + \frac{1}{2} \cdot I_{L_{RIPPLE}} \quad (\text{EQ. 12})$$

In power stage DC calculations, use [Equation 9](#) to calculate D , then use [Equation 10](#) to calculate I_{LDC} . D and I_{LDC} are useful information to estimate the high-side FETs power losses and check if the part can meet the load current requirements.




FIGURE 33. R_{FS} vs FREQUENCY

Oscillator and Synchronization

The oscillator has a default frequency of 500kHz with the FS pin connected to VCC, ground, or floating. The frequency can be programmed to any frequency between 200kHz and 2.2MHz with a resistor from the FS pin to GND.

$$R_{FS}[k\Omega] = \frac{145000 - 16 \cdot f_{SW}[kHz]}{f_{SW}[kHz]} \quad (\text{EQ. 13})$$

The SYNC pin is bidirectional and it outputs the IC's default or programmed local clock signal when free running. The IC locks to an external clock injected to SYNC pin (external clock frequency recommended to be 10% higher than the free running frequency). The delay from the rising edge of the external clock signal to the PHASE rising edge is half of the free running switching period pulse 220ns, $(0.5t_{SW} + 220\text{ns})$. The maximum external clock frequency is recommended to be 1.6 of the free running frequency.

When the part enters PFM Pulse Skipping mode, the synchronization function is shut off and also there is no clock signal output in SYNC pin.

With the SYNC pins simply connected together, multiple ISL78201s can be synchronized. The slave ICs automatically have 180° phase shift respect to the master IC.

PGOOD

The PGOOD pin is output of an open-drain transistor (refer to at [“Block Diagram” on page 4](#)). An external resistor is required to be pulled up to VCC for proper PGOOD function. At start-up, PGOOD will be turned HIGH (internal PGOOD open-drain transistor is turned off) with 128 cycles delay after soft-start is finished (soft-start ramp reaches 1.02V) and FB voltage is within OV/UV window ($90\%REF < FB < 110\%REF$).

At normal operation, PGOOD will be pulled low with 1 cycle (minimum) and 6 cycles (maximum) delay if any of the OV (110%) or UV (90%) comparator is tripped. The PGOOD will be released HIGH with 128 cycles delay after FB recovers to be

within OV/UV window ($90\%REF < FB < 110\%REF$). When EN is pulled low or V_{CC} is below POR, PGOOD is pulled low with no delay.

In the case when the PGOOD pin is pulled up by external bias supply instead of VCC of itself, when the part is disabled, the internal PGOOD open-drain transistor is off, the external bias supply can charge PGOOD pin HIGH. This should be known as false PGOOD reporting. At start-up when V_{CC} rises from 0, PGOOD will be pulled low when V_{CC} reaches 1V. After EN pulled low and V_{CC} falling, PGOOD internal open-drain transistor will open with high impedance when VCC falls below 1V. The time between EN pulled low and PGOOD OPEN depends on the V_{CC} falling time to 1V.

Fault Protection

Overcurrent Protection

The overcurrent function protects against any overload condition and output shorts at worst case, by monitoring the current flowing through the upper MOSFET.

There are 2 current limiting thresholds. The first one, I_{OC1} , is to limit the high-side MOSFET peak current cycle-by-cycle. The current limit threshold is set to default at 3.6A with the ILIMIT pin connected to GND or VCC, or left open. The current limit threshold can also be programmed by a resistor, R_{LIM} , at the ILIMIT pin to ground. Use [Equation 14](#) to calculate the resistor.

$$R_{LIM} = \frac{300000}{I_{OC}[A] + 0.018} \quad (\text{EQ. 14})$$

Note that with the lower R_{LIM} , I_{OC1} is higher. The usable resistor value range to program OC1 peak current threshold is 40kΩ to 330kΩ. R_{LIM} value out of this range is not recommended.




FIGURE 34. R_{LIM} vs I_{OC1}

The second current protection threshold, I_{OC2} , is 15% higher than I_{OC1} mentioned above. At the instant the high-side MOSFET current reaches I_{OC2} , the PWM shuts off after a 2 cycle delay and the IC enters Hiccup mode. In Hiccup mode, the PWM is disabled for a dummy soft-start duration equal to 5 regular soft-start periods. After this dummy soft-start cycle, the true soft-start cycle is attempted again. The I_{OC2} offers a robust and reliable protection against worst case conditions.

The frequency foldback is implemented for the ISL78201. When overcurrent limiting, the switching frequency is reduced to proportional to the output voltage in order to keep the inductor current under the limit threshold during overload condition. The low limit of frequency under frequency foldback is 40kHz.

Overvoltage Protection

If the voltage detected on the FB pin is over 110% or 120% of reference, the high-side and low-side driver shuts down immediately and keep off until FB voltage drops to 0.8V. When the FB voltage drops to 0.8V, the drivers are released ON. 110% OVP is off at soft-start and becomes active after soft-start is done. 120% OVP is active before and after soft-start.

Thermal Protection

The ISL78201 PWM will be disabled if the junction temperature reaches +160°C. There is +20°C hysteresis for OTP. The part will restart after the junction temperature drops below +140°C.

Component Selections

The [ISL78200 iSim](#) model is available on the web and can be used to simulate the operating behaviors to assist the design.

Buck Output Capacitors

An output capacitor is required to filter the inductor current. Output ripple voltage and transient response are 2 critical factors when considering output capacitance choice. The current mode control loop allows the usage of low ESR ceramic capacitors and thus smaller board layout. Electrolytic and polymer capacitors may also be used.

Additional consideration applies to ceramic capacitors. While they offer excellent overall performance and reliability, the actual in-circuit capacitance must be considered. Ceramic capacitors are rated using large peak-to-peak voltage swings and with no DC bias. In the DC/DC converter application, these conditions do not reflect reality. As a result, the actual capacitance may be considerably lower than the advertised value. Consult the manufacturers datasheet to determine the actual in-application capacitance. Most manufacturers publish capacitance vs DC bias so that this effect can be easily accommodated. The effects of AC voltage are not frequently published, but an assumption of ~20% further reduction will generally suffice. The result of these considerations can easily result in an effective capacitance 50% lower than the rated value. Nonetheless, they are a very good choice in many applications due to their reliability and extremely low ESR.

The following equations allow calculation of the required capacitance to meet a desired ripple voltage level. Additional capacitance may be used.

For the ceramic capacitors (low ESR):

$$V_{OUT\text{ripple}} = \frac{\Delta I}{8 \cdot f_{SW} \cdot C_{OUT}} \quad (\text{EQ. 15})$$

Where ΔI is the inductor's peak to peak ripple current, f_{SW} is the switching frequency and C_{OUT} is the output capacitor.

If using electrolytic capacitors then:

$$V_{OUT\text{ripple}} = \Delta I \cdot \text{ESR} \quad (\text{EQ. 16})$$

Regarding transient response needs, a good starting point is to determine the allowable overshoot in V_{OUT} if the load is suddenly removed. In this case, energy stored in the inductor will be transferred to C_{OUT} causing its voltage to rise. After calculating capacitance required for both ripple and transient needs, choose the larger of the calculated values. [Equation 17](#) determines the required output capacitor value in order to achieve a desired overshoot relative to the regulated voltage.

$$C_{OUT} = \frac{I_{OUT}^2 \cdot L}{V_{OUT}^2 \cdot (V_{OUTMAX}/V_{OUT})^2 - 1} \quad (\text{EQ. 17})$$

Where V_{OUTMAX}/V_{OUT} is the relative maximum overshoot allowed during the removal of the load.

Buck Input Capacitors

Depending upon the system input power rail conditions, the aluminum electrolytic type capacitor is normally needed to provide the stable input voltage and restrict the switching frequency pulse current in small areas over the input traces for better EMC performance. The input capacitor should be able to handle the RMS current from the switching power devices.

Ceramic capacitors must be used at the VIN pin of the IC and multiple capacitors including 1 μ F and 0.1 μ F are recommended. Place these capacitors as closely as possible to the IC.

Buck Output Inductor

The inductor value determines the converter's ripple current. Choosing an inductor current requires a somewhat arbitrary choice of ripple current, ΔI . A reasonable starting point is 30% to 40% of total load current. The inductor value can then be calculated using [Equation 18](#):

$$L = \frac{V_{IN} - V_{OUT}}{f_{SW} \times \Delta I} \times \frac{V_{OUT}}{V_{IN}} \quad (\text{EQ. 18})$$

Increasing the value of inductance reduces the ripple current and thus ripple voltage. However, the larger inductance value may reduce the converter's response time to a load transient. The inductor current rating should be such that it will not saturate in overcurrent conditions.

Low-Side Power MOSFET

In synchronous buck application, a power N MOSFET is needed as the synchronous low-side MOSFET and a good one should have low Q_{gd} , low $r_{DS(ON)}$ and small R_g ($R_{g_typ} < 1.5\Omega$ recommended). V_{gth_min} is recommended to be or higher than 1.2V. A good example is SQS462EN.

A 5.1k or smaller value resistor has to be added to connect LGATE to ground to avoid a false turn-on of the LGATE caused by coupling noise.

Output Voltage Feedback Resistor Divider

The output voltage can be programmed down to 0.8V by a resistor divider from V_{OUT} to FB according to [Equation 19](#).

$$V_{OUT} = 0.8 \cdot \left(1 + \frac{R_{UP}}{R_{LOW}} \right) \quad (\text{EQ. 19})$$

In applications requiring the least input quiescent current, large resistors should be used for the divider to keep its leakage current low. Generally, a resistor value of 10k to 300k can be used for the upper resistor.

Boost Inductor

Besides the need to sustain the current ripple to be within a certain range (30% to 50%), the boost inductor current at its soft-start is a more important perspective to be considered in selection of the boost inductor. Each time the boost starts up, there is a fixed 500µs soft-start time when the duty cycle increase linearly from t_{MINON} to ~50%. Before and after boost start-up, the boost output voltage will jump from V_{IN} boost to voltage (V_{IN} boost + V_{OUT} buck). The design target in boost soft-start is to ensure the boost input current is sustained to a minimum but capable of charging the boost output voltage to have a voltage step equaling to V_{OUT} buck. A big inductor will block the inductor current increase and not high enough to be able to charge the output capacitor to the final steady state value (V_{IN} boost + V_{OUT} buck) within 500µs. A 6.8µH inductor is a good starting point for its selection in design. The boost inductor current at start-up must be checked by an oscilloscope to ensure it is under the acceptable range. It is suggested to run the iSim model simulation to select the proper inductor value.

Boost Output Capacitor

Based on the same theory in boost start-up described in previous boost inductor section, a large capacitor at boost output will cause high inrush current at boost PWM start-up. 22µF is a good choice for applications with buck output voltage less than 10V. Also, some minimum amount of capacitance has to be used in boost output to keep the system stable. It is suggested to run the iSim model simulation to select the proper inductor value.

Buck Loop Compensation Design

The ISL78201 uses constant frequency peak current mode control architecture to achieve fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and thus becomes a single order system. It is much easier to design the compensator to stabilize the loop compared with voltage mode control. Peak current mode control has inherent input voltage feed-forward function to achieve good line regulation. [Figure 35](#) shows the small signal model of a buck regulator.




FIGURE 35. SMALL SIGNAL MODEL OF BUCK REGULATOR

PWM Comparator Gain F_m

The PWM comparator gain F_m for peak current mode control is given by [Equation 20](#):

$$F_m = \frac{\hat{d}}{v_{comp}} = \frac{1}{(S_e + S_n)t_{sw}} \quad (\text{EQ. 20})$$

Where S_e is the slew rate of the slope compensation and S_n is given by [Equation 21](#)

$$S_n = R_t \frac{V_{in} - V_o}{L_P} \quad (\text{EQ. 21})$$

Where R_t is the gain of the current amplifier.

Current Sampling Transfer Function $H_e(S)$

In current loop, the current signal is sampled every switching cycle. It has the following transfer function in [Equation 22](#):

$$H_e(S) = \frac{S^2}{\omega_n^2} + \frac{S}{\omega_n Q_n} + 1 \quad (\text{EQ. 22})$$

Where Q_n and ω_n are given by $Q_n = -\frac{2}{\pi}$, $\omega_n = \pi f_{SW}$

Power Stage Transfer Functions

Transfer function $F_1(S)$ from control to output voltage is:

$$F_1(S) = \frac{\hat{v}_o}{d} = V_{in} \frac{1 + \frac{S}{\omega_{esr}}}{\frac{S^2}{\omega_o^2} + \frac{S}{\omega_o Q_p} + 1} \quad (\text{EQ. 23})$$

Where

$$\omega_{esr} = \frac{1}{R_c C_o} \cdot Q_p \approx R_o \sqrt{\frac{C_o}{L_P}}, \omega_o = \frac{1}{\sqrt{L_P C_o}}$$

Transfer function $F_2(S)$ from control to inductor current is given by [Equation 24](#):

$$F_2(S) = \frac{\hat{I}_o}{d} = \frac{V_{in}}{R_o + R_{LP}} \frac{1 + \frac{S}{\omega_z}}{\frac{S^2}{\omega_o^2} + \frac{S}{\omega_o Q_p} + 1} \quad (\text{EQ. 24})$$

Where $\omega_z = \frac{1}{R_o C_o}$.

Current loop gain $T_i(S)$ is expressed as [Equation 25](#):

$$T_i(S) = R_t F_m F_2(S) H_e(S) \quad (\text{EQ. 25})$$

The voltage loop gain with open current loop is [Equation 26](#):

$$T_v(S) = K F_m F_1(S) A_v(S) \quad (\text{EQ. 26})$$

The Voltage loop gain with current loop closed is given by [Equation 27](#):

$$L_v(S) = \frac{T_v(S)}{1 + T_i(S)} \quad (\text{EQ. 27})$$

If $T_i(S) \gg 1$, then [Equation 27](#) can be simplified as [Equation 28](#):

$$L_v(S) = \frac{R_o + R_{LP}}{R_t} \frac{1 + \frac{S}{\omega_{esr}} A_v(S)}{1 + \frac{S}{\omega_p} H_e(S)}, \omega_p \approx \frac{1}{R_o C_o} \quad (\text{EQ. 28})$$

[Equation 28](#) shows that the system is a single order system. Therefore, a simple Type II compensator can be easily used to stabilize the system. While Type III compensator is needed to expand the bandwidth for current mode control in some cases.




FIGURE 36. TYPE III COMPENSATOR

A compensator with 2 zeros and 1 pole is recommended for this part as shown in [Figure 36](#). Its transfer function is expressed as [Equation 29](#):

$$A_v(S) = \frac{\hat{V}_{comp}}{V_o} = \frac{1}{SR_1 C_1} \frac{\left(1 + \frac{S}{\omega_{cz1}}\right) \left(1 + \frac{S}{\omega_{cz2}}\right)}{\left(1 + \frac{S}{\omega_{cp}}\right)} \quad (\text{EQ. 29})$$

Where,

$$\omega_{cz1} = \frac{1}{R_2 C_1}, \quad \omega_{cz2} = \frac{1}{(R_1 + R_3) C_3}, \quad \omega_{cp} = \frac{1}{R_3 C_3}$$

Compensator design goal:

Loop bandwidth $f_c: \left(\frac{1}{4} \text{ to } \frac{1}{10}\right) f_{SW}$

Gain margin: >10dB

Phase margin: 45°

The compensator design procedure is as follows:

1. Position ω_{cz2} and ω_{cp} to derive R_3 and C_3 .

Put the compensator zero ω_{cz2} at $(1 \text{ to } 3)/(R_o C_o)$

$$\omega_{cz2} = \frac{3}{R_o C_o} \quad (\text{EQ. 30})$$

Put the compensator pole ω_{cp} at ESR zero or 0.35 to 0.5 times of switching frequency, whichever is lower. In all ceramic capacitor designs, the ESR zero is normally higher than half of the switching frequency. R_3 and C_3 can be derived as following:

Case A: ESR zero $\frac{1}{2\pi R_c C_o}$ less than $(0.35 \text{ to } 0.5) f_{SW}$

$$C_3 = \frac{R_o C_o - 3R_c C_o}{3R_1} \quad (\text{EQ. 31})$$

$$R_3 = \frac{3R_c R_1}{R_o - 3R_c} \quad (\text{EQ. 32})$$

Case B: ESR zero $\frac{1}{2\pi R_c C_o}$ larger than $(0.35 \text{ to } 0.5) f_{SW}$

$$C_3 = \frac{0.33R_o C_o f_{SW} - 0.46}{f_{SW} R_1} \quad (\text{EQ. 33})$$

$$R_3 = \frac{R_1}{0.73R_o C_o f_{SW} - 1} \quad (\text{EQ. 34})$$

Case C: Derive at R_2 and C_1 .

The loop gain $L_v(S)$ at cross over frequency of f_c has unity gain.

Therefore, C_1 is determined by [Equation 35](#).

$$C_1 = \frac{(R_1 + R_3) C_3}{2\pi f_c R_t R_1 C_o} \quad (\text{EQ. 35})$$

The compensator zero ω_{cz1} can boost the phase margin and bandwidth. To put ω_{cz1} at 2 times of cross cover frequency f_c is a good start point. It can be adjusted according to specific design. R_1 can be derived from [Equation 36](#).

$$R_2 = \frac{1}{4\pi f_c C_1} \quad (\text{EQ. 36})$$

Example: $V_{IN} = 12V$, $V_o = 5V$, $I_o = 2A$, $f_{SW} = 500kHz$, $C_o = 60\mu F/3m\Omega$, $L = 10\mu H$, $R_t = 0.20V/A$, $f_c = 50kHz$, $R_1 = 105k$, $R_{BIAS} = 20k\Omega$.

Select the crossover frequency to be 35kHz. Since the output capacitors are all ceramics, use [Equations 33](#) and [34](#) to derive R_3 to be 20k and C_3 to be 470pF.

Then use [Equations 35](#) and [36](#) to calculate C_1 to be 180pF and R_2 to be 12.7k. Select 150pF for C_1 and 15k for R_2 .

There is approximately 30pF parasitic capacitance between COMP to FB pins that contributes to a high frequency pole. Any extra external capacitor is not recommended between COMP and FB.

Figure 37 shows the simulated bode plot of the loop. It is shown that it has 26kHz loop bandwidth with 70° phase margin and -28dB gain margin.




FIGURE 37. SIMULATED LOOP BODE PLOT

Note in applications where the PFM mode is desired especially when Type III compensation network is used, the value of the capacitor between the COMP pin and the FB pin (not the capacitor in series with the resistor between COMP and FB) should be minimal to reduce the noise coupling for proper PFM operation. No external capacitor between COMP and FB is recommended at PFM applications.

In PFM mode operations, a RC filter from FB to ground (R in series with C, connecting from FB to ground) may help to reduce the noise effects injected to FB pin. The recommended values for the filter is 499Ω to 1k for the R and 470pF for the C.

Loop Compensation Design for 2-Stage Boost Buck and Single-Stage Buck Boost

For 2-stage boost buck and single-stage noninverting buck-boost configurations, it is highly recommended to use the iSim model (The [ISL78200 iSim](#) model can be used to simulate ISL78201) to evaluate the loop bandwidth and phase margin.

Layout Suggestions

1. Put the input ceramic capacitors as close to the IC VIN pin and power ground connecting to the power MOSFET or diode. Keep this loop (input ceramic capacitor, IC VIN pin and MOSFET/diode) as tiny as possible to achieve the least voltage spikes induced by the trace parasitic inductance.
2. Put the input aluminum capacitors close to the IC VIN pin.
3. Keep the phase node copper area small but large enough to handle the load current.
4. Put the output ceramic and aluminum capacitors also close to the power stage components.
5. Put vias (20 recommended) in the bottom pad of the IC. The bottom pad should be placed in the ground copper plane with an area as large as possible in multiple layers to effectively reduce the thermal impedance.
6. Place the 4.7μF ceramic decoupling capacitor at the VCC pin and as close as possible to the IC. Put multiple vias (≥ 3) close to the ground pad of this capacitor.
7. Keep the bootstrap capacitor close to the IC.
8. Keep the LGATE drive trace as short as possible and try to avoid using a via in the LGATE drive path to achieve the lowest impedance.
9. Place the positive voltage sense trace close to the load for tighter regulation.
10. Place all the peripheral control components close to the IC.




FIGURE 38. PCB VIA PATTERN

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
August 15, 2016	FN8615.2	Updated "Ordering Information" table on by adding tape and reel options in Note 1 and removing Evaluation board until released. Added Table 1 on page 3. Figure 6B on page 5, changed resistor value 1M to 100k and 130k to 15k. Updated "Noninverting Single Inductor Buck Boost Converter Operation" on page 16 to match values in Figure 6B on page 5. Changed f_s to f_{SW} and t_s to t_{SW} where applicable. Cosmetic text edits throughout document. Updated POD M20.173A to most current revision. POD changes are as follows: Bottom view (Exposed pad): Updated one dimension from "420" to "419" and added tolerances " $\pm 0.10\text{mm}$ " to both dimensions. Recommended Land pattern changed the dimension: From 4.20 to 4.19.
March 31, 2015	FN8615.1	On page 6, updated Charged Device Model test method from "JESD22-C101E" to "AEC-Q100-11".
February 18, 2014	FN8615.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2014-2016. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandrelibility.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.




For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

M20.173A

20 LEAD HEATSINK THIN SHRINK SMALL OUTLINE PACKAGE (HTSSOP)

Rev 1, 10/15



NOTES:

1. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
3. Dimensions are measured at datum plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
6. Dimension in () are for reference only.
7. Conforms to JEDEC MO-153.