



ULTRALOW-NOISE, HIGH-PSRR, FAST, RF, 250-mA LOW-DROPOUT LINEAR REGULATORS

Check for Samples: TPS794xx-Q1

FEATURES


- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C2
- 250-mA Low-Dropout Regulator With Enable
- Available in Fixed and Adjustable (1.2 V to 5.5 V) Versions
- High PSRR (60 dB at 10 kHz)
- Ultralow Noise (32 μVrms, TPS79428-Q1)
- Fast Start-Up Time (50 μs)
- Stable With a 2.2-μF Ceramic Capacitor
- Excellent Load/Line Transient Response
- Very Low Dropout Voltage (155 mV at Full Load)
- Available in MSOP-8 and SOT-223-6 Packages


APPLICATIONS


- RF: VCOs, Receivers, ADCs
- Audio
- Bluetooth[®], Wireless LAN
- Cellular and Cordless Telephones
- · Handheld Organizers, PDAs

DESCRIPTION

The TPS794xx-Q1 family of low-dropout (LDO) linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in small outline, MSOP-8 PowerPAD™ and SOT-223-6 packages. Each device in the family is stable with a small 2.2-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 155 mV at 250 mA). Each device achieves fast start-up times (approximately 50 µs with a 0.001-µF bypass capacitor) while consuming low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 μA. The TPS79428-Q1 exhibits approximately 32 μV_{RMS} of output voltage noise at 2.8 V output with a 0.1-µF bypass capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from the high PSRR and low noise features as well as the fast response time.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.



SLVSBZ4 -APRIL 2013 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS


over operating temperature range unless otherwise noted(1)

	VALUE
V _{IN} range	-0.3 V to 6 V
V _{EN} range	-0.3 V to V _{IN} + 0.3 V
V _{OUT} range	-0.3 V to 6 V
Peak output current	Internally limited
ESD rating, HBM	2 kV
ESD rating, CDM ⁽²⁾	250 V
Continuous total power dissipation	See Dissipation Ratings Table
Junction temperature range, T _J	-40°C to 150°C
Storage temperature range, T _{stg}	−65°C to 150°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) ESD CDM rating is 500 V for all pins except for pin 1.

PACKAGE DISSIPATION RATINGS

PACKAGE	AIR FLOW (CFM)	R _{eJC} (°C/W)	R _{θJA} (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
	0	8.47	55.09	2.27 W	1.45 W	1.18 W
DGN	150	8.21	49.97	2.50 W	1.60 W	1.30 W
	250	8.20	48.10	2.60 W	1.66 W	1.35 W



CONDITIONS	PACKAGE	PCB AREA	θЈА		
1	SOT223	4in ² Top Side Only	53°C/W		
2	SOT223	0.5in ² Top Side Only	110°C/W		

Figure 1. SOT-223 Power Dissipation

Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS

Over recommended operating temperature range ($T_A = -40^{\circ}C$ to 125°C), $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1$ $V^{(1)}$, $I_{OUT} = 1$ mA, $C_{OUT} = 10$ μ F, $C_{NR} = 0.01$ μ F, unless otherwise noted. Typical values are at 25°C.

PARAMETER			TEST COM	MIN	TYP	MAX	UNIT		
Input voltage, V _{IN} ⁽¹⁾				2.7		5.5	V		
Continuous output current, I _{OUT}							250	mA	
Output voltage	Output voltage range	TPS79401-Q1			1.225		5.5 – V _{DO}	V	
		TPS79401-Q1 ⁽²⁾	$0 \mu A \le I_{OUT} \le 250 \text{ mA}, V$	0.97(V _{OUT})	V _{OUT}	1.03(V _{OUT})	٧		
	Accuracy	Fixed V _{OUT}	$0 \mu A \le I_{OUT} \le 250 \text{ mA}, V$	$OUT + 1 V \le V_{IN} \le 5.5$	-3		3	%	
Output volta	ge line regulation (ΔV _{OUT}	%/ΔV _{IN}) ⁽¹⁾	V _{OUT} + 1 V ≤ V _{IN} ≤ 5.5 V			0.05	0.12	%/V	
Load regulat	ion (ΔV _{OUT} %/ΔI _{OUT})		0 μA ≤ I _{OUT} ≤ 250 mA			10		mV	
	(0)	TPS79428-Q1	I _{OUT} = 250 mA			155	210		
Dropout volta $V_{IN} = V_{OUT(no)}$		TPS79430-Q1	I _{OUT} = 250 mA		155	210	mV		
VIN - VOUI(no	om) 0.1 v	TPS79433-Q1	I _{OUT} = 250 mA		145	200			
Output curre	nt limit		V _{OUT} = 0 V			925		mA	
Ground pin o	current		0 μA ≤ I _{OUT} ≤ 250 mA			170	220	μA	
Shutdown current ⁽⁴⁾			V _{EN} = 0 V, 2.7 V ≤ V _{IN} ≤	5.5 V		0.07	1	μA	
FB pin current			V _{FB} = 1.225 V			1	μΑ		
Power-supply ripple rejection			f = 100 Hz, I _{OUT} = 250 m		65		dB		
		TPS79428-Q1	f = 10 kHz, I _{OUT} = 250 m		60				
			f = 100 kHz, I _{OUT} = 250	f = 100 kHz, I _{OUT} = 250 mA					
Output noise voltage				C _{NR} = 0.001 μF		55			
		TPS79428-Q1	BW = 100 Hz to 100	C _{NR} = 0.0047 µF		36			
		1P5/9426-Q1	kHz, I _{OUT} = 250 mA	C _{NR} = 0.01 µF		33		μV_{RMS}	
				$C_{NR} = 0.1 \mu F$		32			
Time, start-up				C _{NR} = 0.001 µF		50			
	р	TPS79428-Q1	$R_L = 14 \Omega$, $C_{OUT} = 1 \mu F$	$C_{NR} = 0.0047 \ \mu F$		70		μs	
				C _{NR} = 0.01 µF		100			
High-level enable input voltage		$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.7		V_{IN}	V			
Low-level enable input voltage		2.7 V ≤ V _{IN} ≤ 5.5 V	0		0.7	V			
EN pin curre	nt		V _{EN} = 0	-1		1	μA		
UVLO thresh	nold		V _{CC} rising	2.25		2.65	V		
UVLO hyste	resis					100		mV	

- Minimum V_{IN} is 2.7 V or $V_{\text{OUT}} + V_{\text{DO}}$, whichever is greater. Tolerance of external resistors not included in this specification.
- Dropout is not measured for the TPS79418-Q1 and TPS79425-Q1 because minimum $V_{\text{IN}} = 2.7 \text{ V}$. For adjustable versions, this applies only after V_{IN} is applied; then V_{EN} transitions high to low.






Figure 2. FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION





Figure 3. FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION


Pin Functions


	PIN									
NAME	DGN (MSOP)	DCQ (SOT-223)	DESCRIPTION							
NR	4	5	Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, which improves power-supply rejection and reduces output noise.							
EN	6	1	The EN terminal is an input that enables or shuts down the device. When EN is a logic high, the device is enabled. When the device is a logic low, the device is in shutdown mode.							
FB	3	5	Feedback input voltage for the adjustable device.							
GND	5, PAD	3, 6	Regulator ground							
IN	8	2	Unregulated input to the device.							
NC	2, 7		No internal connection.							
OUT	1	4	Regulator output							





TYPICAL CHARACTERISTICS
















Copyright © 2013, Texas Instruments Incorporated



SLVSBZ4 -APRIL 2013 www.ti.com

TYPICAL CHARACTERISTICS (continued)









Figure 12.



TPS79433-Q1 OUTPUT IMPEDANCE VS FREQUENCY




Figure 11.

TPS79433-Q1 RIPPLE REJECTION




Figure 13.






Figure 15.



TYPICAL CHARACTERISTICS (continued)




Figure 16.





Figure 18.







Figure 17.




TPS79401-Q1 DROPOUT VOLTAGE INPUT VOLTAGE 250 T_A = 25°C 200 150 V_{DO} (mV) 100 $T_A = -40^{\circ}C$ 50 $C_{OUT} = 10 \mu F$ $C_{NR} = 0.01 \mu F$ $I_{OUT} = 250 \text{ mA}$ 3.0 4.5 4.0 5.0 V_{IN} (V) Figure 21.




SLVSBZ4 -APRIL 2013 www.ti.com

TYPICAL CHARACTERISTICS (continued)

TPS79428-Q1 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



TPS79428-Q1 TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



Submit Documentation Feedback



APPLICATION INFORMATION

The TPS794xx-Q1 family of low-dropout (LDO) regulators is optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265 μA typically), and an enable input to reduce supply currents to less than 1 μA when the regulator is turned off.

A typical application circuit is shown in Figure 24.




Figure 24. Typical Application Circuit

EXTERNAL CAPACITOR REQUIREMENTS

A 1-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS794xx-Q1, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like most low-dropout regulators, the TPS794xx-Q1 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 μ F. Any 1 μ F or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS794xx-Q1 has an NR pin which is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than 0.1- μ F in order to ensure that it is fully charged during the quickstart time provided by the internal switch shown in the Functional Block Diagram.

For example, the TPS79430-Q1 exhibits only 33 μV_{RMS} of output voltage noise using a 0.1- μF ceramic bypass capacitor and a 10- μF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases because of the RC time constant at the bypass pin that is created by the internal 250- $k\Omega$ resistor and external capacitor.

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac measurements such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

REGULATOR MOUNTING

The tab of the SOT-223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in Application Report SBFA015, Solder Pad Recommendations for Surface-Mount Devices, available from the TI website (www.ti.com).

SLVSBZ4 -APRIL 2013 www.ti.com

PROGRAMMING THE TPS79401-Q1 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS79401-Q1 adjustable regulator is programmed using an external resistor divider as shown in Figure 25. The output voltage is calculated using Equation 1:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \tag{1}$$

where:

V_{REF} = 1.2246 V typ (the internal reference voltage)

Resistors R_1 and R_2 should be chosen for approximately 40- μ A divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error.

The recommended design procedure is to choose $R_2 = 30.1 \text{ k}\Omega$ to set the divider current at 40 μ A, $C_1 = 15 \text{ pF}$ for stability, and then calculate R_1 using Equation 2:

$$R_1 = \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1\right) \times R_2 \tag{2}$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB.

The approximate value of this capacitor can be calculated as Equation 3:

$$C_1 = \frac{(3 \times 10^{-7}) \times (R_1 + R_2)}{(R_1 \times R_2)}$$
(3)

The suggested value of this capacitor for several resistor ratios is shown in the table within Figure 25. If this capacitor is not used (such as in a unity-gain configuration), then the minimum recommended output capacitor is $2.2 \, \mu F$ instead of $1 \, \mu F$.

REGULATOR PROTECTION

The TPS794xx-Q1 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS794xx-Q1 features internal current limiting and thermal protection. During normal operation, the TPS794xx-Q1 limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device cools down to below approximately 140°C, regulator operation resumes.




Figure 25. TPS79401-Q1 Adjustable LDO Regulator Programming

10



THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature (T_Jmax) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T_J) does not exceed the maximum junction temperature (T_Jmax). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power (P_Dmax) consumed by a linear regulator is computed as shown in Equation 4:

$$P_{D} \max = (V_{IN(avg)} - V_{OUT(avg)}) \times I_{OUT(avg)} + V_{I(avg)} \times I_{Q}$$
(4)

where:

- V_{IN(avg)} is the average input voltage
- V_{OUT(avq)} is the average output voltage
- I_{OUT(avg)} is the average output current
- I_O is the quiescent current

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term $V_{IN(avg)}$ x I_Q can be neglected. The operating junction temperature is computed by adding the ambient temperature (T_A) and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case ($R_{\Theta JC}$), the case to heatsink ($R_{\Theta CS}$), and the heatsink to ambient ($R_{\Theta SA}$). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 26 illustrates these thermal resistances for a SOT-223 package mounted in a JEDEC low-K board.




Figure 26. Thermal Resistances

Equation 5 summarizes the computation:

$$T_{J} = T_{A} + P_{D} \max \times (R_{\theta JC} + R_{\theta CS} + R_{\theta SA})$$
 (5)

The $R_{\Theta JC}$ is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The $R_{\Theta SA}$ is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks can have $R_{\Theta CS}$ values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The $R_{\Theta CS}$ is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a SOT-223 package, $R_{\Theta CS}$ of 1°C/W is reasonable.

SLVSBZ4 -APRIL 2013 www.ti.com

Even if no external black body radiator type heatsink is attached to the package, the board on which the regulator is mounted provides some heatsinking through the pin solder connections. Some packages, like the DDPAK and SOT-223 packages, use a copper plane underneath the package or the circuit board ground plane for additional heatsinking to improve their thermal performance. Computer-aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (for example, different types of circuit boards, different types and sizes of heatsinks, different air flows, and so forth). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ($R_{\Theta JA}$). This $R_{\Theta JA}$ is valid only for the specific operating environment used in the computer model.

Equation 5 simplifies into Equation 6:

$$T_{J} = T_{A} + P_{D} \max \times R_{\theta J A}$$
 (6)

Rearranging Equation 6 gives Equation 7:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D \max}$$
 (7)

Using Equation 6 and the computer model generated curves shown in Figure 27, a designer can guickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.




Figure 27. SOT-223 Thermal Resistance vs PCB Copper Area

SOT-223 POWER DISSIPATION

The SOT-223 package provides an effective means of managing power dissipation in surface-mount applications. The SOT-223 package dimensions are provided in the Mechanical Data section at the end of the data sheet. The addition of a copper plane directly underneath the SOT-223 package enhances the thermal performance of the package.

To illustrate, the TPS79425-Q1 in a SOT-223 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55°C, no air flow is present, and the operating environment is the same as documented below. Neglecting the guiescent current, the maximum average power is Equation 8:

$$P_D \max = (3.3 - 2.5)V \times 1A = 800 \text{mW}$$
 (8)

Substituting T_Jmax for T_J into Equation 4 gives Equation 9:

$$R_{\theta JA} \max = (125 - 55)^{\circ} C/800 \text{ mW} = 87.5^{\circ} C/W$$
 (9)

12 Submit Documentation Feedback



From Figure 27, $R_{\theta JA}$ vs PCB Copper Area, the ground plane needs to be 0.55 in² for the part to dissipate 800 mW. The operating environment used to construct Figure 27 consisted of a board with 1 oz. copper planes. The package is soldered to a 1 oz. copper pad on the top of the board. The pad is tied through thermal vias to the 1 oz. ground plane.

From the data in Figure 27 and rearranging Equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed, as shown in Figure 28.




Figure 28. SOT-223 Maximum Power Dissipation vs Ambient Temperature



PACKAGE OPTION ADDENDUM

30-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS79433QDCQRQ1	PREVIEW	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	79433Q	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>