

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-numbers-n

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



January 2014

FAN6747WALMY Highly Integrated Green-Mode PWM Controller

Features

- High-Voltage Startup
- AC-Line Brownout Protection by HV Pin
- Constant Output Power Limit by HV Pin (Full AC-Line Range)
- Built-in 8ms Soft-Start Function
- Leading-Edge Blanking (LEB)
- Short-Circuit Protection (SCP) with 15 ms
 Debounce Time as Output Short
- Peak-Current Mode Operation with Cycle-by-Cycle Current Limiting
- Low Startup Current: 30 μA
- Low Operating Current: 1.7 mA
- Over-Temperature Protection (OTP) with External Negative-Temperature-Coefficient (NTC) Thermistor
- PWM Frequency Decreasing at Green-Mode
- V_{DD} Over-Voltage Protection (OVP)
- Internal Latch Circuit for OVP, OTP, SCP, and OCP

Applications

General-purpose switched-mode power supplies (SMPS) and flyback power converters, including:

- Power Adapters
- SMPS with Peak-Current Output, such as for Printers, Scanners, and Motor Drivers
- AC/DC NB Adapters
- Open-Frame SMPS

Description

The highly integrated FAN6747WA PWM controller provides several features to enhance the performance of flyback converters. To minimize standby power consumption, a proprietary Green-Mode function provides off-time modulation to decrease the switching frequency with load condition.

Under zero-load condition, the power supply enters Burst Mode. Burst frequency can be low to reduce power. Green Mode enables the power supply to meet international power conservation requirements.

The FAN6747WA is specially designed for SMPS with peak-current output. It incorporates a cycle-by-cycle current limiting and Over-Current-Protection (OCP) that can handle peak load with a debounce time. Once the current is over the threshold level, it triggers the first counter for 15ms and checks if V_{DD} is below 11.5V. If it is, the PWM latches off for SCP. If V_{DD} is higher than 11.5 V; it keeps counting for 860 ms, then the PWM latches off for OCP.

FAN6747WA also integrates a frequency-hopping function that helps reduce EMI emission of a power supply with minimum line filters. The built-in synchronized slope compensation helps achieve stable peak-current control. To keep constant output power limit over the universal AC input range, the current limit is adjusted according to AC line voltage detected by the HV pin. The gate output is clamped at 14 V to protect the external MOSFET from over-voltage damage.

Other protection functions include AC-line brownout protection with hysteresis and V_{DD} Over-Voltage Protection (OVP). For Over-Temperature Protection (OTP), an external NTC thermistor can be applied to sense the ambient temperature. When OCP, OVP, SCP, or OTP is activated, an internal latch circuit latches off the controller. The latch is reset when the V_{DD} supply is removed.

Ordering Information

Part Number Operating Temperature Range		Package	Packing Method
FAN6747WALMY	-40 to +105°C	8-Lead, Small-Outline Integrated Circuit (SOIC), JEDEC MS-012, .15-Inch Narrow Body	Tape & Reel

Application Diagram




Figure 1. Typical Application

Internal Block Diagram





Figure 2. Functional Block Diagram

Marking Information



- **f**: Fairchild Logo
- Z: Plant Code
- X: Year Code
- Y: Week Code
- TT: Die Run Code
- F: L = OCP Latch
- T: Package Type (N =DIP, M = SOP)
- P: Y = Green Compound
- M: Manufacturing Flow Code

Figure 3. Top Mark

Pin Configuration




Figure 4. Pin Assignments

Pin Definitions

Pin#	Name	Description
1	GND	Ground . This pin is used for the ground potential of all the pins. A 0.1 μF decoupling capacitor placed between VDD and GND is recommended.
2	FB	Feedback . The output voltage feedback information from the external compensation circuit is fed into this pin. The PWM duty cycle is determined from this pin and the current-sense signal from Pin 6 (SENSE).
3	NC	No Connection.
4	HV	High-Voltage Startup. This pin is connected to the line input via diodes and resistors to meet brownout and high/low line compensation. Once the voltage of the HV pin is lower than the brownout voltage, PWM output is turned off. High/low line compensation dominates the Over-Current Protection (OCP) level and cycle-by-cycle current limit to solve the unequal OCP level and power-limit problem under universal input.
5	RT	Over-Temperature Protection. For Over-Temperature Protection (OTP), an external NTC thermistor is connected from this pin to GND. The impedance of the NTC decreases at high temperatures. Once the voltage of the RT pin drops below the threshold voltage, the controller latches off the PWM. If the RT pin is not connected to the NTC resistor for over-temperature protection, it is recommended to place one 100 K Ω resistor to ground to prevent noise interference. This pin is limited by an internal clamping circuit.
6	SENSE	Current Sense. This pin is used to sense the MOSFET current for the Current-Mode PWM and OCP. If the switching current is higher than the OCP threshold and lasts for 860 ms, the controller latches off the PWM.
7	VDD	Supply Voltage. IC operating current and MOSFET driving current are supplied using this pin. This pin is connected to an external bulk capacitor of typically 10 μ F. The threshold voltages for startup and turn-off are 17 V and 10 V, respectively. The operating current is lower than 2 mA.
8	GATE	Gate Driver Output. The totem-pole output driver for the power MOSFET. It is internally clamped below 14 V.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	Parameter		Max.	Unit
V _{DD}	DC Supply Voltage			30	V
V _{HV}	Suddenly Input Voltage to HV Pin wi (Series connect with R_{HV})	thin 1 Second		640	V
V _L	Input Voltage to FB, SENSE, and R	Pins	-0.3	7.0	V
P _D	Power Dissipation (T _A <50°C)			400	mW
Өја	Thermal Resistance (Junction-to-Am	bient)		150	°C/W
TJ	Operating Junction Temperature		-40	+125	°C
T _{STG}	Storage Temperature Range		-55	+150	°C
TL	Lead Temperature (Soldering, 10 Se	econds)		+260	°C
ESD	Electrostatic Discharge Capability,	Human Body Model, JESD22-A114		5	kV
ESD	All Pins Except HV Pin	Charge Device Model, JESD22-C101		2	٨V

Notes:

- 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 2. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- 3. ESD with HV pin: CDM=1250 V and HBM=1000 V.
- 4. ESD without HV pin: CDM and HBM sign actual level (no derating).

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
T_A	Operating Ambient Temperature	-40		+105	°C
V_{HV}	Input Voltage to HV Pin			500	V
R _{HV}	HV Startup Resistor	150	200	250	kΩ

Electrical Characteristics

 V_{DD} =15V and T_{A} =25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{DD} Section	1		•			
V _{OP}	Continuously Operating Voltage				24	V
$V_{DD\text{-}ON}$	Turn-On Threshold Voltage		16	17	18	V
$V_{DD\text{-}OFF}$	PWM Turn-Off Threshold Voltage		9	10	11	V
$V_{DD\text{-}OLP}$	Threshold Voltage on V _{DD} for HV JFET Turn-On in Protection Condition	After Trigger OCP/ SCP/ OVP/ OTP	5.5	6.5	7.5	V
$V_{\text{DD-LH}}$	Threshold Voltage on VDD Pin for Latch-Off Release Voltage		3.5	4.0	4.5	V
$V_{\text{DD-AC}}$	Threshold Voltage on VDD Pin for Disable AC Recovery to Avoid Startup Failed		V _{DD-OFF} +3	V _{DD-OFF} +3.5	V _{DD-OFF} +4	V
V _{DD-SCP}	Threshold Voltage on VDD Pin for Short-Circuit Protection (SCP)	V _{FB} > V _{FBO}	V _{DD-OFF} +1	V _{DD-OFF} +1.5	V _{DD-OFF} +2	V
I _{LH}	Holding Current Under Latch-Off Conduction	V _{DD} =5 V	80	100	120	μA
I _{DD-ST}	Startup Current	V _{DD-ON} – 0.16 V			30	μΑ
I _{DD-OLP}	Holding Current at PWM-Off Phase	V _{DD-OLP} +0.1 V	180	240	300	μA
I _{DD-OP1}	Operating Supply Current when PWM Operating	V _{DD} =20 V, V _{FB} =3 V Gate Open		1.7	2.0	mA
I _{DD-OP2}	Operating Supply Current when PWM Stop	V _{DD} =20 V, V _{FB} =3 V Gate Open		1.2	1.5	mA
$V_{\text{DD-OVP}}$	Threshold Voltage on VDD Pin for V _{DD} Over-Voltage Protection (Latch-Off)		24	25	26	V
t _{D-OVP}	V _{DD} OVP Debounce Time	$V_{FB} > V_{FB-N}$	75	160	245	μs

Continued on the following page...




Figure 5. UVLO Specification

 V_{DD} =15V and T_A =25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
HV Section			•	•		
I _{HV}	Supply Current Drawn from HV Pin	V _{HV} =120 V, V _{DD} =0 V	1.50	2.75	5.00	mA
$V_{\text{IN-OFF}}$	PWM Turn-Off Threshold	DC Source Series R=200 kΩ to HV Pin	92	102	112	V
$V_{\text{IN-ON}}$	PWM Turn-On Threshold	DC Source Series R=200 kΩ to HV Pin	104	114	124	V
ΔV_{IN}	Change in V _{IN} , V _{IN-ON} - V _{IN-OFF}	DC Source Series R=200 kΩ to HV Pin	6	12	18	V
	Line Voltage Sample Cycle	$V_{FB} > V_{FB-N}$	170	205	240	
ts-cycle		V _{FB} < V _{FB-G}	450	615	780	μs
t _{S-TIME}	Line Voltage Sample Period			20		μs
t _{D_VIN-OFF}	PWM Turn-Off Debounce	$V_{FB} > V_{FB-N}$	65	75	85	ms
	Time	$V_{FB} < V_{FB-G}$	180	235	290	ms

Continued on following page...




Figure 6. Normal UVLO and Two-Step UVLO Behavior




Figure 7. Brownout Circuit




Figure 8. Brownout Behavior




Figure 9. $V_{\text{DD-AC}}$ and AC Recovery

 V_{DD} =15V and T_A =25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Oscillator Se	ection			•		
f _{OSC}	Normal PWM Frequency	Center Frequency (V _{FB} >V _{FB-N})	61	65	69	kHz
t_{JTR}	Hopping Period			4.8		ms
f _{OSC-G}	Green-Mode Minimum Frequency		20	23	26	kHz
V_{FB-N}	FB Threshold Voltage for Frequency Reduction	Pin, FB Voltage (V _{FB} =V _{FB-N}), f _{OSC} – 5 KHz	2.6	2.8	3.0	٧
	Beginning	Hopping Range	±3.7	±4.2	±4.7	kHz
	FB Threshold Voltage for Turn-Off Hopping and Frequency Reduction Destination	FB Voltage (V _{FB} =V _{FB-G})	2.1	2.3	2.5	V
V_{FB-G}		Hopping Range		±1.45		kHz
V _{OZ-ON}	FB Threshold Voltage for Zero-Duty Recovery		1.6	1.8	2.0	٧
V _{FB-ZDC} (V _{OZ-OFF})	FB Threshold Voltage for Zero-Duty		1.5	1.7	1.9	V
V _{OZ-ON} - V _{OZ-OFF}	FB Voltage Hysteresis for V _{OZ-ON} to V _{OZ-OFF}		50	100	150	mV
f _{DV}	Frequency Variation vs. V _{DD} Deviation	V _{DD} =12 V to 22 V			5	%
f _{DT}	Frequency Variation vs. Temperature Deviation	T _A =-40 to 105°C			5	%

Continued on following page...





Figure 10. PWM Frequency



 V_{DD} =15 V and T_A =25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Feedback Inp	out Section		•			·
A _V	Input-Voltage to Current-Sense Attenuation	V _{FB} < V _{FB-G}	1/4.5	1/4.0	1/3.5	V/V
Z_{FB}	Input Impedance		14	16	18	kΩ
V_{FBO}	FB Pin Open Voltage		4.8	5.0	5.2	V
V_{FB-OLP}	FB Open-Loop Protection Threshold Voltage		4.3	4.6	4.9	V
t _{D-OLP}	Open-Loop Protection Debounce time	V _{FB} > V _{FB-OLP}	760	860	960	ms
Current Sens	se Section					
t _{PD}	Delay to Output			65	200	ns
t _{LEB}	Leading-Edge Blanking Time		230	270	310	ns
$V_{\text{limit-L}}(V_{\text{ocp-L}})$	Current Limit at Low Line (V _{AC-RMS} =86 V)	V_{DC} =122 V, Series R=200 kΩ to HV	0.790	0.825	0.860	V
V _{limit-H} (V _{ocp-H})	Current Limit at High Line (V _{AC-RMS} =259 V)	V_{DC} =366 V, Series R=200 kΩ to HV	0.690	0.725	0.760	V
t _{SOFT-START}	Period During Startup	Startup Time	7	8	9	ms
t _{D-OCP}	Debounce Time for Output OCP	V _{CS} >V _{limit}	760	860	960	ms
t _{D-SCP}	Debounce Time for Output SCP	V _{CS} >V _{OCP} and V _{DD} < V _{DD-SCP}	10.5	13.5	16.5	ms
PWM Output	Section					
DCY _{MAX}	Maximum Duty Cycle		82	87	92	%
V _{OL}	Output Voltage Low	V _{DD} =15 V, I _O =50 mA			1.5	V
V _{OH}	Output Voltage High	V _{DD} =12 V, I _O =50 mA	8			V
t _R	Rising Time	GATE=1 nF		95		ns
t _F	Falling Time	GATE=1 nF		30		ns
V_{CLAMP}	Gate Output Clamping Voltage	V _{DD} =22 V	11.0	13.5	16.0	V
Over-Temper	rature Protection Section					
I _{RT}	Output Current of RT Pin		92	100	108	μA
V _{OTP-LATCH-}	Threshold Voltage for Over- Temperature Protection		1.00	1.05	1.10	V
	Over-Temperature Latch-Off	$V_{FB} > V_{FB-N}$	14	16	18	ms
t _{D_OTP-LATCH}	Debounce Time	$V_{FB} < V_{FB-G}$	40	51	62	ms
V _{OTP2-LATCH} -	Second Threshold Voltage for Over-Temperature Protection		0.65	0.70	0.75	V
4	Second Over-Temperature	$V_{FB} > V_{FB-N}$	110	185	260	110
t _{D_OTP2-LATCH}	Latch-Off Debounce Time	V _{FB} < V _{FB-G}	320	605	890	μs

Typical Performance Characteristics




Figure 12. Startup Current (IDD-ST) vs. Temperature




Figure 14. Start Threshold Voltage (V_{DD-ON}) vs. Temperature




Figure 16. Supply Current Drawn from HV Pin (I_{HV}) vs. Temperature




Figure 18. Frequency in Normal Mode (fosc) vs. Temperature




Figure 13. Operation Supply Current (I_{DD-OP1}) vs. Temperature




Figure 15. Minimum Operating Voltage (V_{DD-OFF}) vs. Temperature




Figure 17. HV Pin Leakage Current After Startup (I_{HV-LC}) vs. Temperature




Figure 19. Maximum Duty Cycle (DCY $_{\rm MAX}$) vs. Temperature

Typical Performance Characteristics




Figure 20. FB Open-Loop Trigger Level ($V_{\text{FB-OLP}}$) vs. Temperature




Figure 22. V_{DD} Over-Voltage Protection (V_{DD-OVP}) vs. Temperature




Figure 24. Over-Temperature Protection Threshold Voltage (V_{OTP}) vs. Temperature




Figure 26. Brown-In (V_{IN-ON}) vs. Temperature




Figure 21. Debounce Time of FB Pin Open-Loop Protection (t_{D-OLP}) vs. Temperature




Figure 23. Output Current from RT Pin (I_{RT}) vs. Temperature




Figure 25. Over-Temperature Protection Threshold Voltage (V_{OTP2}) vs. Temperature




Figure 27. Brownout (VIN-OFF) vs. Temperature

Operation Description

Startup Current

For startup, the HV pin is connected to the line input through an external diode and resistor, $R_{HV},~(1N4007~/~200~K\Omega$ recommended). Peak startup current drawn from the HV pin is $(V_{AC}\times\sqrt{2}~)/R_{HV}$ and charges the hold-up capacitor through the diode and resistor. When the V_{DD} capacitor level reaches $V_{DD-ON},$ the startup current switches off. At this moment, the V_{DD} capacitor only supplies the FAN6747WA to maintain the V_{DD} before the auxiliary winding of the main transformer provides the operating current.

Operating Current

Operating current is around 1.7 mA. The low operating current enables better efficiency, power consumption, and reduces the required V_{DD} hold-up capacitance.

Green-Mode Operation

The proprietary Green-Mode function provides off-time modulation to reduce the switching frequency in light-load and no-load conditions. V_{FB} , which is derived from the voltage feedback loop, is taken as the reference. Once V_{FB} is lower than the threshold voltage, switching frequency is continuously decreased to the minimum Green-Mode frequency of around 23 kHz.

Current Sensing / PWM Current Limiting

The cycle-by-cycle current limiting shuts down the PWM immediately when the sense voltage is over the limited threshold voltage (0.825 V at low line). Additionally, when the sense voltage is higher than the OCP threshold (0.825 V at low line), the internal counter counts for 860 ms latches off PWM. When OCP occurs, PWM output is turned off and $\ensuremath{V_{DD}}$ begins decreasing.

When V_{DD} goes below the turn-off threshold (~10V), the controller is totally shut down. V_{DD} continues to discharge below $V_{DD\text{-}OLP}$ by $I_{DD\text{-}OLP}$. Then V_{DD} is charged up to the turn-on threshold voltage of 17 V through the startup resistor. When V_{DD} is charged to 17 V, it cycles again. This phenomenon is called two-level UVLO.

Brownout and Constant Power Limited HV Pin

The HV pin can detect the peak value of AC line voltage for brownout function and adjust the current-limit level for constant output power limit. Through two fast diodes and startup resistor to sample the AC line voltage, the peak value is refreshed and stored in a register at each sampling cycle.

Equations 1 and 2 calculate the level of brown-in and brownout in RMS value:

$$V_{AC-ON}$$
 (RMS)= $(0.9V \times \frac{(R_{HV} + 1.6)}{1.6}) y \sqrt{2}$ (1)

$$V_{AC-OFF} (RMS) \neq 0.81V \times \frac{(R_{HV} + 1.6)}{1.6} y\sqrt{2}$$
 (2)

where R_{HV} is in $k\Omega$.

The HV pin can perform current limit to shrink the tolerance of Over-Current Protection (OCP) under the full range of AC voltage to linearly current limit curve, as shown in Figure 28.




Figure 28. Linearly Current Limit Curve

Short-Circuit Protection (SCP)

This protection is used to handle the huge output demand if the power supply output is suddenly shorted to ground. If V_{DD} drops under 11.5 V and the sensed voltage is higher than the limited threshold voltage, SCP is triggered and PWM output is latched off. This latch condition is reset only if V_{DD} is discharged under 4 V.

Under-Voltage Lockout (UVLO)

The turn-on and turn-off thresholds are fixed internally at 17 V and 10 V, respectively. During startup, the hold-up capacitor must be charged to 17 V through the startup resistor to enable the IC. The hold-up capacitor continues to supply V_{DD} before the energy can be delivered from auxiliary winding of the main transformer. V_{DD} must not drop below 10 V during startup. This UVLO hysteresis window ensures that the hold-up capacitor is adequate to supply V_{DD} during startup.

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense-resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

Gate Output / Soft Driving

The BiCMOS output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 13.5 V Zener diode to protect power MOSFET transistors against undesirable gate over voltage. A soft-driving waveform is implemented to minimize EMI.

V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection prevents damage due to abnormal conditions. If the V_{DD} voltage is over the over-voltage protection voltage ($V_{DD\text{-}OVP}$) and lasts for $t_{D\text{-}OVP}$, the PWM pulses are disabled until the V_{DD} voltage drops below 4 V, then restarts. Over-voltage conditions are usually caused by open feedback loops.

Soft-Start

For many applications, it is necessary to minimize the inrush current at startup. The built-in 8 ms soft-start circuit significantly reduces the startup current spike and output voltage overshoot.

Built-In Slope Compensation

The sensed voltage across the current-sense resistor is used for peak-current-mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillation. FAN6747WA inserts a synchronized, positive-going ramp at every switching cycle.

Constant Output Power Limit

When the SENSE voltage across sense resistor $R_{\rm S}$ reaches the threshold voltage, the output GATE drive is turned off after a small delay, $t_{\rm PD}$. This delay introduces an additional current proportional to $t_{\rm PD}$ • $V_{\rm IN}$ / $L_{\rm p}$. Since the delay is nearly constant regardless of the input voltage $V_{\rm IN}$, higher input voltage results in a larger additional current and the output power limit is higher than under low input line voltage. To compensate this variation for a wide AC input range, a power-limiter is controlled by the HV pin to solve the unequal power-limit problem. The power limiter is fed to the inverting input of the OCP comparator. This results in a lower current limit at high-line input than at low-line input.

Over-Temperature Protection (OTP)

A NTC thermistor, R_{NTC} , in series with a resistor, R_A , is connected from the RT pin to GND pin. A constant current I_{RT} is output from this pin. The voltage of the RT pin can be expressed as V_{RT} = I_{RT} • $(R_{NTC}+R_A)$, where I_{RT} is 100 μA . The headroom of V_{RT} is limited at around 5 V by internal circuitry. As high ambient temperatures occur, R_{NTC} is smaller, such that the V_{RT} decreases. When V_{RT} is less than 1.05 V (V_{OTP}) but over 0.7 V, the PWM turns off after $t_{D_OTP-LATCH}$. The other threshold, V_{DD} under 0.7 V, is used for fast shutdown after a short time. If RT pin is not connected to an NTC resistor for Over-Temperature Protection, it is recommended to place one 100 K Ω resistor to ground to prevent noise interference. The RT pin is limited by an internal clamping circuit.

Noise Immunity

Noise on the current sense or control signal may cause significant pulse-width jitter, particularly in Continuous-Conduction Mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FAN6747WA, and increasing the power MOS gate resistance improve performance.

Physical Dimensions 0.65 4.90±0.10 → A В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M)С В LAND PATTERN RECOMMENDATION SEE DETAIL A 0.175±0.75 0.22±0.30 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.86) \times 45^{\circ}$ R_{0.10} GAGE PLANE OPTION B - NO BEVEL EDGE R0.10 0.36 NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. SEATING PLANE B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.65±0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. (1.04)D) LANDPATTERN STANDARD: SOIC127P600X175-8M. DETAIL A E) DRAWING FILENAME: M08Arev15

Figure 29. 8-Lead, Small Outline Integrated Circuit (SOIC) Package

F) FAIRCHILD SEMICONDUCTOR.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

intended to be an exhaustive

AccuPower™

AX-CAP®*

BitSiC™

Build it Now™

CorePLUS™

CorePOWER™

CROSSVOLT™

CTL™

Current Transfer Logic™

DEUXPEED®

Dual Cool™ EcoSPARK® EfficientMax™ ESBC™

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®

FACT[®] Quiet Se FACT[®] FAST[®] FastvCore™ FETBench™ FPS™ F-PFS™ FRFET®

Global Power Resource^s™ GreenBridge™

Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ Making Small Sp

Making Small Speakers Sound Louder

and Better**
MegaBuck**
MICROCOUPLER**
MicroPak**
MicroPak**
MicroPak**
MilerDrive**
MotionMax**
mWSaver*
OptoHit**

PowerTrench®
PowerXS™
Programmable Active Droop™
QS™
QS™

Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™ Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-8
SuperSOT™-8
SuperSOT™-8
SuperSOT™-8
SupreMOS®
SyncEET™

µSerDes™

UHC™
UHtra FRFET™

VCX™

VisualMax™

VoltagePlus™

XS™

Sync-Lock™

TinyBoost[®] TinyBuck[®]

TinyCalc™_

TinyLogic⁶

TINYOPTO**

TinyPower™

TinýPWM™ TinyWire™

TranSiC™

TriFault Detect™

TRUECURRENT®*

SYSTEM GENERAL

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

OPTOLOGIC®

OPTOPLANAR®

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS:

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 166

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative