mitsubishi microcomputers 4550 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

DESCRIPTION

The 4550 Group is a 4-bit single chip microcomputer designed with CMOS technology for remote controller. Its CPU is that of 4500 series using a simple, high-speed instruction set. The computer is equipped with a remote control carrier wave output circuit and an LCD control circuit, and is suitable for remote control transmitters designed for VCR_S and air conditioners.

The various microcomputers in the 4550 Group include variations of the built-in memory type and package as shown the table below.

APPLICATION

Various remote control transmitters

FEATURES

Number of basic instructions------100


| | (at 1.6MHz system clock frequency) |
|---|--------------------------------------------------------------------|
| • | Supply voltage2.2V to 3.6V |
| | (2.5V to 3.6V at built-in PROM versions) |
| • | Timers |
| | Timer 1 ····· 9-bit timer with a reload register |
| | Timer 2······4-bit×2 (fixed dividing frequency) |
| | Timer 3 ····· 8-bit timer with a reload register |
| • | Interrupt function ······ 3 sources |
| • | Clock generating circuit |
| | Main clock (XIN): a ceramic resonator or external clock |
| | input |
| | Sub-clock (X _{CIN}): a quartz-crystal oscillator (32kHz) |
| • | Remote control carrier wave output function |
| • | Built-in LCD controller/driver |
| | |

Segment output 40
Common output 4

Minimum instruction execution time ·········· 1.875μs


| Product | ROM (PROM) size (×10 bits) | RAM size (×4 bits) | Package outline | ROM type |
|-----------------|-------------------------------|-----------------------|-----------------|---------------|
| M34550M4A-XXXFP | 4096 words | words | | |
| M34550M6A-XXXFP | 6144 words | | 80P6N-A | Mask ROM |
| M34550M8A-XXXFP | | 200 | | |
| M34550E8-XXXFP | | 368 words | | |
| M34550E8FP * | 8192 words | | ! | One Time PROM |
| M34550E8FS ** | | | 80D0 | EPROM |

- * : Shipped in blank
- * * : For program development only





BLOCK DIAGRAM



MITSUBISHI MICROCOMPUTERS 4550 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

PERFORMANCE OVERVIEW

| | Parameter | | Function | | |
|-----------------------------|---------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Number of basic in | structions | | 100 | | |
| | | | 1.875µs (at 1.6MHz system clock frequency) | | |
| | | | 1.6MHz | | |
| ofstern clock mediteriores | Sub-clock | ************************************** | 32kHz | | |
| Memory sizes | ROM | M34550M4A | 4096 words X10 bits | | |
| | | M34550M6A | 6144 wordsX10 bits | | |
| | | M34550M8A | 8192 words×10 bits | | |
| | RAM | | 368 words×4 bits (LCD RAM 40 words×4 bits included) | | |
| Input/Output pins | D ₀ -D ₇ D ₁₁ , D ₁₂ | Output | Ten independent output ports; D_{11} and D_{12} are also used as the LCD power supply input pins V_{LC1} and V_{LC2} , respectively. | | |
| | D ₈ -D ₁₀ | 1/0 | Three independent I/O ports; D ₁₀ pin is also used as the buzzer output pin BEEP. | | |
| | P0 ₀ P0 ₃ | 1/0 | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function (both programmable). | | |
| | P1 ₀ P1 ₃ | 1/0 | 4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function (both programmable). | | |
| | P2 ₀ P2 ₃ | Input | 4-bit input port; pins P2 ₀ and P2 ₁ are equipped with a key-on wakeup function, respectively. | | |
| | P3 ₀ , P3 ₁ | Input | 2-bit input port; each pin is equipped with a pull-up function. P3 $_{\rm 0}$ pin is also used as the interrupt input pin INT, and is equipped with a key-on wakeup function. | | |
| | P4 ₀ P4 ₃ | Input | 4-bit input port, these pins are also used as pins SEG ₃₆ —SEG ₃₉ respectively with software. | | |
| Carrier wave | Output structure | | Variable period carrier wave output (software carrier output enabled) | | |
| | Output frequency (Variable period carrier wave) | | 28.57kHz to 400kHz (at 1.6MHz system clock frequency) | | |
| Timers | Timer 1 | | 9-bit programmable timer with a reload register | | |
| | Timer 2 | | 4-bit fixed dividing frequency ×2 | | |
| | Timer 3 | | 8-bit programmable timer with a reload register | | |
| Interrupt | Source | Annual Control of the | 3 (one for both edges sense external, two for timer) | | |
| | Nesting | | 1 level | | |
| Subroutine nesting | | | 8 levels | | |
| LCD | Selective bias val | ue | 1/2, 1/3 bias | | |
| | Selective duty value | | 2, 3, 4 duty | | |
| | Common output | | 4 | | |
| | Segment output | | 40 | | |
| | Internal resistor fo | r power supply | 200kΩ(typical value) ×3 | | |
| Device structure | | | CMOS silicon gate | | |
| Package | | | 80-pin plastic molded QFP | | |
| Operating temperature range | | | 20°C to 70°C | | |
| Supply voltage | | | 2. 2V to 3. 6V (2. 5V to 3. 6V at built-in PROM version) | | |
| Power dissipation | Active mode | | 1mA (f(X _{IN})=910kHz, V _{DD} =3V, output transistors in the cut-off state) | | |
| (typical value) | | | 0.5mA (f(X _{IN})=455kHz, V _{DD} =3V, output transistors in the cut-off state) | | |
| | Power down 1 mode | | 4μA (f(X _{CIN})=32kHz, V _{DD} =3V, output transistors in the cut-off state) | | |
| | Power down 2 mode | | 0.1μA (at room temperature, V _{DD} =3V, output transistors in the cut-off state) | | |



PIN DESCRIPTION

| Pin | Name | input/Output | Function |
|----------------------------------------------------------------------------------------------------------|-------------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V _{DD} | Power supply | _ | Connected to a plus power supply |
| V _{SS} | Ground | - | Connected to a 0V power supply |
| RESET | Reset I/O | 1/0 | An N-channel open-drain I/O pin for a system reset. When the watchdog timer causes the system to be reset, the RESET pin outputs "L" level. |
| X _{IN} | Main clock input | Input | $1/O$ pins of the main clock generating circuit. X_{IN} and X_{OUT} can be connected to a ceramic res |
| Хоит | Main clock output | Output | onator. A feedback resistor is built-in between them. |
| X _{CIN} | Sub-clock input | Input | I/O pins of the sub-clock generating circuit. X _{CIN} and X _{COUT} are connected to a 32.768kHz |
| Хсоит | Sub-clock output | Output | quarts-crystal oscillator. A feedback resistor is built-in between them. |
| D ₀ -D ₇ D ₁₁ /V _{LC1} D ₁₂ /V _{LC2} | Output port D | Output | Each pin has an independent 1-bit wide output function for instructions SD and RD. Each bit is designated for independent use by register Y of the data pointer. Each pin has an output latch All latches on port D can be set to "1" with the CLD instruction. |
| D ₈ -D ₁₀ | I/O port D | 1/0 | Each pin has an independent 1-bit wide I/O function for instructions SZD, SD, and RD. Each bi is designated for independent use by register Y of the data pointer. Each pin has an output latch For input use, set the latch of the specified bit to "1". All latches on port D can be set to "1" with the CLD instruction. |
| P0 ₀ -P0 ₃ | I/O port P0 | 1/0 | Each of ports P0 and P1 serves as a 4-bit I/O port, and it can be used as inputs when the output |
| P1 ₀ P1 ₃ | I/O port P1 | | latch is set to "1". Every pin of the ports has a key-on wakeup function and a pull-up function. |
| P2 ₀ -P2 ₃ | Input port P2 | Input | 4-bit input port. Pins P2 ₀ and P2 ₁ have a key-on wakeup function, respectively. |
| P3 ₀ /INT P3 ₁ | Input port P3 | Input | 2-bit input port. Each pin is provided with a pull-up function which can be turned on or off with software. $P3_0$ pin is also used as the interrupt input pin INT and has a key-on wakeup function which can be initiated with software. |
| SEG ₃₆ /P4 ₀ - SEG ₃₉ /P4 ₃ | Input port P4 | Input | 4-bit input port. P4 ₀ —P4 ₃ are also used as SEG ₃₆ —SEG ₃₉ respectively with software. |
| CARR | Carrier output | Output | Remote control carrier wave output pin. C4 flag (1 bit) can be also used to control the carrie wave in addition to hardware carrier method using an exclusive hardware. |
| V _{LC1} V _{LC3} | LCD power input | Input | LCD power supply input pins. Connect V_{LC3} pin to V_{DD} pin when an internal resistor is used (connect to V_{DD} through a resistor if brightness control is necessary). Apply voltage such that $0 \le V_{LC1} \le V_{LC2} \le V_{LC3} \le V_{DD}$ when external power is used. |
| SEG ₀ -SEG ₃₉ | Segment output | Output | LCD segment output pins |
| COM ₀ -COM ₃ | Common output | Output | LCD common output pins. Pins GOM ₀ and COM ₁ are used at 1/2 duty, pins COM ₀ —COM ₂ are used at 1/3 duty, and pins COM ₀ —COM ₃ are used at 1/4 duty. |



CONNECTIONS OF UNUSED PINS

| Pin | Connection | Pin | Connection |
|--------------------------------------------------------------------------|-----------------------------------------------------------------------------|--------------------------------------------------------------------------|---------------------------------------------------------|
| X _{OUT} | Open (when using an external clock) | P2 ₀ -P2 ₃ | Connect to V _{DD} (Note 2) |
| X _{CIN} | Connect to V _{SS} | P3 ₀ , P3 ₁ | Connect to V _{DD} |
| X_{COUT} $D_0 - D_7$, | Open Connect to V _{SS} , or set the output latch to "0" and open. | SEG ₃₆ /P4 ₀ SEG ₃₉ /P4 ₃ | When selecting SEG pin function, open (Note 3) |
| D ₁₁ /V _{LC1} , D ₁₂ /V _{LC2} | (Note 1) | CARR | Open |
| D ₈ D ₁₀ | Connect to V _{SS} , or set the output latch to "0" and open. | V _{LC3} | When not using LCD, connect to V _{DD} (Note 4) |
| P0 ₀ P0 ₃ | Open | SEG ₀ -SEG ₃₅ | Open |
| P1 ₀ P1 ₃ | Open | COM ₀ -COM ₃ | Open |

Notes: 1. Pins D₁₁ and D₁₂ are also used as pins V_{LC1} and V_{LC2}, respectively. When not using, clear the LCD control register (L3) to "0₂" and disconnect from the internal LCD power supply (register L3="0₂" at reset).

2. When not using the P2 $_3$ pin of M34550E8, connect to V $_{SS}$ through a 5k Ω resistor at the shortest distance.

3. The segment output pin function is selected at reset.


4. When not using LCD, clear the LCD control register (L1) to "00002" and turn off the LCD (register L1="00002" at reset).

(Note when the output latch is set to "0" and pins are open)

- After reset is released, port is in a high-impedance state until it is switched to an output enabled state.
 Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur while the port is in a high-impedance state.
- To set the output latch periodically by a program is recommended because the value of output latch may change by noise or program run-away (caused by noise).

(Note when connecting to V_{DD} and V_{SS})

 Connect the unused pins to V_{DD} or V_{SS} using the thickest wire at the shortest distance.




Handling of unused LCD power supply input pins

PORT FUNCTION


| Port | Pin | Input/ Output | Output structure | Control bits | ins | Control tructions | Multifunction | Control registers | Remark | |
|-----------|----------------------------------------------------------------------------|------------------|-------------------------|--------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|
| | D ₀ -D ₇ | | | | | | | | | |
| | D ₁₁ /V _{LC1} | Output | | | SĐ, I | RD, CLD | V _{LC1} | L1, L3 | | |
| Port D | D ₁₂ /V _{LC2} | (10) | N-channel open-drain | 1 | | | V _{LG2} | L1, L3 | | |
| | D ₈ , D ₉ | 1/0 | | | | SZD | | | | |
| | D ₁₀ /BEEP | (3) | | | | | BEEP | W3 | | |
| Port P0 | P0 ₀ -P0 ₃ | 1/0 | N-channel open-drain | 4 | OP0 | A, IAPO | Key-on wakeup | | Built-in a pull-up transistor | |
| Port P1 | P1 ₀ P1 ₃ | I/O (4) | N-channel open-drain | 4 | OP1 | A, IAP1 | Key-on wakeup | | Built-in a pull-up transistor | |
| Port P2 | P2 ₀ , P2 ₁ | Input | | 4 | IAP2 | | Key-on wakeup | | | |
| POR P2 | P2 ₂ , P2 ₃ | (4) | | 4 | IAFZ | | | | | |
| Port P3 | P3 ₀ /INT | Input (2) | | 2 | IAP3 | | INT Key-on wakeup | | Built-in a programmable pull-up transistor | |
| | P3, | (2) | | | | and the state of t | | | Committee of the Commit | pen-up transfer |
| Port P4 | SEG ₃₈ /P4 ₀ — SEG ₃₉ /P4 ₃ | Input (4) | | 4 | IAP4 | | SEG ₃₆ —SEG ₃₉ | L2 | | |
| Port CARR | CARR | Output (1) | смоѕ | 1 | | , RC3 , RC4 | | C1, C2, PA | | |




PORT BLOCK DIAGRAMS



PORT BLOCK DIAGRAMS (continued)




PORT BLOCK DIAGRAMS (continued)





PORT BLOCK DIAGRAMS (continued)



FUNCTION BLOCK OPERATIONS

ARITHMETIC LOGIC UNIT (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

REGISTER A AND CARRY FLAG

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (it is unchanged with both A n instruction and AM instruction). The value of A_0 is stored in the carry flag CY with the RAR instruction.

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

REGISTERS B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits.

REGISTER D

Register D is a 3-bit register. It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



STACK REGISTERS (SKs)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

INTERRUPT STACK REGISTER (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

SKIP FLAG

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig. 5 Stack register (SK) structure




Fig. 6 Operation at subroutine call

PROGRAM MEMORY (ROM)

The program memory is the mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

Table 1 ROM size and pages

| Product | ROM size (X10 bits) | Pages |
|--------------|------------------------|--------------|
| M34550M4A | 4096 words | 32 (0 to 31) |
| M34550M6A | 6144 words | 48 (0 to 47) |
| M34550M8A/E8 | 8192 words | 64 (0 to 63) |

A part of page 1 (addresses 0080₁₆ to 00FF₁₆) is reserved for interrupt addresses. When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 0100_{16} to $017F_{16}$) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

All pages can be used as data areas with the TABP p instruction.

PROGRAM COUNTER (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which the instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC_H (most significant bit to bit 7) which specifies a ROM page and PC_L (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page.

Make sure that the PC_H does not specify after the last page of the built-in ROM.




Fig. 7 ROM map of M34550M8A-XXXFP




Fig. 8 Page 1 structure




Fig. 9 Program counter structure



DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 RAM size

| Product | RAM size |
|--------------|------------------|
| M34550M4A | 969 |
| M34550M6A | 368 words×4 bits |
| M34550M8A/E8 | (1472 bits) |

The RAM includes the area corresponding to the LCD. A segment is turned on automatically when "1" is written in the bit corresponding to the segment.

DATA POINTER (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit.

Register Y is also used to specify the port D bit position. Set the value to register Y certainly when using port D.




Fig. 10 Data pointer (DP) structure





Fig. 11 SD instruction execution example



Notes 1. The area marked "-" (Z=1, X=4 to 9, Y=0 to 7) is not a memory area.

Fig. 12 RAM map



^{2.} The numbers in the shaded area represent the corresponding segment output pin numbers.

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (interrupt request flag="1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE="1") .

Table 3 shows the interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0", so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Occurrence of each interrupt can be controlled with software. When an interrupt is not used, its corresponding skip instruction examines whether the interrupt activated condition is satisfied (whether the interrupt request flag="1") or not. Use an interrupt enable bit to select the corresponding interrupt or skip instruction.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1". Each interrupt request flag is cleared to "0" when either:

- · an interrupt occurs, or
- the next instruction is skipped with a skip instruction.
 Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the interrupt enable flag (INTE) or its interrupt enable bit. Once set, the interrupt request flag retains set until a reset condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set. If more than one interrupt request flag is set when interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

| Priority fevel | Interrupt name | Activated condition | Interrupt address |
|-------------------|--------------------|-----------------------------------------------|----------------------|
| 1 | External interrupt | Level change of INT pin ("H"→"L" and "L"→"H") | Address 0 in page 1 |
| 2 | Timer 1 interrupt | Timer 1 underflow | Address 2 in page 1 |
| 3 | Timer 3 interrupt | Timer 3 underflow | Address 4 in page 1 |

Table 4 Interrupt enable bit and skip instruction

| Interrupt name | Request flag | Enable bit | Skip instruction |
|--------------------|--------------|-----------------|------------------|
| External interrupt | EXF0 | V1 ₀ | SNZ0 |
| Timer 1 interrupt | T1F | V1 ₁ | SNZT1 |
| Timer 3 interrupt | T3F | V1 ₂ | SNZT3 |

Table 5 Interrupt enable bit function

| Interrupt enable bit | Occurrence of interrupt | Skip instruction |
|----------------------|-------------------------|------------------|
| 1 | Enabled | Invalid |
| 0 | Disabled | Valid |




Fig. 13 Interrupt system diagram



MITSUBISHI MICROCOMPUTERS 4550 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows.

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0".
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored in the interrupt stack register (SDP).
- (5) External interrupt request flag (EXF0)

EXF0 flag is set to "1" when either a rising edge ("L" -- "H") or a falling edge ("H" -- "L") is input to P3₀/INT pin. However, both levels before the change and after of an waveform for an interrupt activated condition must be retained 4 periods or more (2.5 \(\mu \text{s} \) at 1.6MHz system clock frequency) of a signal used as the system clock in order for an interrupt activated condition to be satisfied. (Refer to Fig.15)

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register (V1) to select the interrupt or the skip instruction. This flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction. P3₀/INT pin need not be selected the input port P3₀ function or an external interrupt input pin INT function. However, EXF0 flag is set to "1" when a condition for setting EXF0 flag is satisfied (waveform which is the external interrupt activated condition is input) even if this pin is used as the input port P3₀.

| Program counter(PC) |
|------------------------------------------------------------------------|
| Each interrupt address |
| Stack register(SK) |
| The address of main routine to be executed when returning |
| Interrupt enable flag (INTE) |
| 0 (Interrupt disabled) |
| Interrupt request flag(Only the flag for the current interrupt source) |
| Data pointer, carry flag, registers A and B |
| Stored in interrupt stack register (SDP) automatically |
| • Skip flag |
| Stored in interrupt stack register (SDP) automatically |
| |

Fig. 14 Internal state when interrupt occurs






Fig. 15 Interrupt sequence

(6) Interrupt control register

• Interrupt control register (V1)

the main routine. (Refer to Fig.16)

The interrupt enable bit is assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

(7) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address. Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled just after returning




Fig. 16 Program example of interrupt processing




Fig. 17 Interrupt control register

TIMERS

The 4550 Group has 2-type timers. One is a programmable timer, and the other is a fixed dividing frequency timer.

- · Programmable timer
 - The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from the setting value n. When it underflows (count to n+1), a timer interrupt request flag is set to "1", new data is loaded from the reload register, and count continues (auto-reload function).
- · Fixed dividing frequency timer
 - A fixed dividing frequency timer has a fixed frequency dividing ratio (n). The underflow flag is set to "1" after every n count of the count pulse.




Fig. 18 Auto-reload function



MITSUBISHI MICROCOMPUTERS 4550 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

The 4550 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1: 9-bit programmable timer (with interrupt function)
- Timer 2: 8-bit fixed dividing frequency timer
- Timer 3: 8-bit programmable timer (with interrupt function)
- Watchdog timer
- · Buzzer drive output
- Frequency divider for LCD

These timers can be controlled with the timer control registers (W1 to W3). Each function is described below.

Table 6 Function related timers

| Circuit | Structure | Count source | Frequency dividing ratio | Use of output signal | control |
|---------------------------|---------------------------------------------------------------------------------------------|---------------------------------------------------------------------|---------------------------------------------|------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Prescaler | Frequency divider | • f(X _{IN}) or f(X _{CIN}) | 2, 4, 8 | Timer 1 and 3 count source: Multi-carrier generating circuit | |
| | (Frequency divider (divide by 8)) | | (8) | Timer 2 count source | |
| Timer 1 | 9-bit programmable binary down counter | Prescaler output (ORCLK) Multi-carrier output (CARR) | 1 to 512 | Multi-carrier generating circuit Timer 1 interrupt | |
| Timer 2 | 8-bit fixed dividing frequency binary down counter | • f(X _{CIN}) • Prescaler output | 256 | • Timer 3 count source | W2 |
| | (Frequency divider (divide by 16)) | (Frequency divided by 8 output) | (16) | Buzzer drive output Frequency divider for LCD | |
| Timer 3 | 8-bit programmable binary down counter | Timer 2 underflow Prescaler output (ORCLK) | 1 to 256 | Watchdog timer Power down 1 return Timer 3 interrupt | |
| Watchdog timer | Timer 3 | Timer 3 underflow | | System reset | wз |
| Buzzer drive output | Frequency divider | Timer 2 intermediate underflow (Frequency divided by 16 output) | 1, 2, 4 | | |
| Frequency divider for LCD | Frequency divider (divide by 1, 2, 4) +4-bit counter +frequency divider (divide by 2) | Timer 2 intermediate underflow (Frequency divided by 16 output) | 2(n+1), 4(n+1), 8(n+1) [n=0 to 15] | LCD controller/driver | New York Control of the Control of t |






Fig. 19 Timers structure




Fig. 20 Timer control register




Fig. 21 Timer control register (continued)

(1) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. Prescaler outputs 2 signals (ORCLK and frequency divided by 8 as signal). Prescaler count source is $f(X_{\text{IN}})$ or $f(X_{\text{CIN}})$ which is a signal selected as a system clock with the register MR. Use bits 0 and 1 of the register W1 to select the prescaler dividing ratio and to start and stop its operation. Prescaler is reset state, and the ORCLK and frequency divided by 8 as signal output stop when both bits 0 and 1 of the register W1 are cleared to "0".

(2) Timer 1 (with the interrupt function)

Timer 1 is a 9-bit binary down counter with timer 1 reload register (R1). To set data in timer 1, first set data in reload register R1 (TR1AB instruction, TR1A instruction) and then transfer it from the reload register R1 to timer 1 (T1R1 instruction). Timer 1 starts counting when data is set in timer 1, count source is selected with bit 3 of the register W1, and bit 2 is set to "1".

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1", new data is loaded from the reload register R1, and count continues (auto-reload function). When the value set in reload register R1 is n, timer 1 divides the count source signal by n+1 (n=0 to 511). When writing data to reload register R1, be sure the timing when timer 1 does not underflow.




Fig. 22 Setting example of register R1

(3) Timer 2

Timer 2 is an 8-bit binary down counter. Timer 2 starts counting when the count source is selected with bit 0 of the register W2 and bit 1 is set to "1". The timer 2 underflow flag (T2F) is set to "1" at every 256 count of the count source.

Timer 2 outputs both count source divided by 16 (intermediate underflow) as a signal and count source divided by 256 (underflow) as a signal. Timer 2 is cleared and both count source divided by 16 and 256 outputs stop when bit 1 of the register W2 is cleared to "0"

Timer 2 can be used as clock counter during power down 1 state (executing the POF instruction).

(4) Timer 3 (with the interrupt function)

Timer 3 is an 8-bit binary down counter with timer 3 reload register (R3). Data can be set simultaneously in reload register R3 and timer 3 with the T3AB instruction. Timer 3 starts counting when data is set in timer 3, count source is selected with bit 2 of the register W2, and bit 3 is set to "1".

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 becomes "0"), the timer 3 interrupt request flag (T3F) is set to "1", new data is loaded from the reload register R3, and count continues (auto-reload function). When the value set in reload register R3 is n, timer 3 divides the count source signal by n+1 (n=0 to 255). The TAB3 instruction can be used to read the data in timer 3. Stop the counter before executing the TAB3 instruction to read the data. Timer 3 can be used as the clock counter during power down 1 state (executing the POF instruction).



(5) Watchdog timer

Watchdog timer provides a method to reset the system when a program runs wild. The watchdog timer consists of timer 3 and watchdog timer flag (WDF). When a timer 3 underflow signal occurs, the WDF flag is set to "1". When the timer 3 underflows once more while the WDF flag is set, the watchdog timer forces a system reset (operationally the same that power-on reset). Whether to use watchdog timer or not can be set with the bit 2 of the register W3. When using the watchdog timer, be sure to clear the WDF flag to "0" with the WRST instruction with a program before timer 3 underflows again. In order to effectively use watchdog timer, do not execute the WRST instruction during timer 3 interrupt.

(6) Buzzer drive output

The D₁₀/BEEP pin has a buzzer drive output function. The output signal can be selected from the timer 2 intermediate underflow signal (frequency divided by 16 output) undivided, divided by 2 or 4. Select the frequency dividing ratio with bits 0 and 1 of the register

W3. Signal start/stop can be controlled with bit 3 of the register W3.

When using the $D_{10}/BEEP$ pin as buzzer drive output, set the D_{10} output latch to "1".

(7) Frequency divider for LCD

The frequency divider for the LCD consists of timer LC and frequency divider (divide by 2). Timer LC is a 4-bit programmable timer with reload latch. Data can be set simultaneously in the reload latch and timer LC with the TLCA instruction. The timer LC count source can be selected from the timer 2 intermediate underflow signal (frequency divided by 16 output) undivided, divided by 2 or 4.

Timer LC starts counting when data is set in timer LC and the count source is selected with bits 0 and 1 of the register W3. When it underflows, data is loaded from the reload latch and count continues. When the value set in timer LC is n, the count source is divided by n+1 (n=0 to 15).

The timer LC underflow signal divided by 2 becomes the standard clock of the LCD.




Fig. 23 Watchdog timer function



(8) Timer interrupt request flags (T1F and T3F)

The timer 1 interrupt request flag (T1F) is set to "1" when timer 1 underflows, and the timer 3 interrupt request flag (T3F) is set to "1" when timer 3 underflows. The states of these flags can be examined with the skip instructions (SNZT1 and SNZT3). Use the interrupt control register (V1) to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(9) Underflow flag (T2F)

The timer 2 underflow flag (T2F) is set to "1" each time timer 2 underflows (every 256 count). The state of this flag can be examined with the skip instruction (SNZT2 instruction). The T2F flag is cleared to "0" only when the next instruction is skipped with the skip instruction.

(10) Timer control registers

• Timer control register (W1)

Register W1 controls the prescaler, the count operation and count source for timer 1. Set the contents of this register with the TW1A instruction through register A. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register (W2)

Register W2 controls the count operations and count sources for timer 2 and timer 3. Set the contents of this register with the TW2A instruction through register A. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

· Timer control register (W3)

Register W3 controls the watchdog timer, buzzer drive output, and the frequency divider for the LCD. Set the contents of this register with the TW3A instruction through register A. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

(11) Precautions

Note the following when using a timer.

- · Prescaler precautions
- Stop the prescaler to change its frequency dividing ratio.
- Timer precautions

Stop timer 1, 2, or 3 counting to change its count source, as well as to execute the TAB3 instruction for reading the data (from timer 3).

D₁₀/BEEP pin precautions

To use the buzzer drive output function, set the frequency (bits 0 and 1 of the register W3) and then start output. When changing the buzzer drive output frequency or switching this pin as port D_{10} function, first stop the buzzer drive output, wait for 1 cycle of the buzzer drive output, and then set the frequency or start using as port D_{10} .



MULTI-CARRIER GENERATING CIRCUIT

The 4550 Group is equipped with the multi-carrier generating circuit to generate transmission waves for the remote control carrier wave. This circuit automatically generates a carrier wave compensated at constant period by setting data in the carrier wave data control register (C1), carrier wave compensation control register (C2), preset register

(PA₀—PA₃), and compensation control timer (PT). When a waveform not obtainable with this method is necessary, the "H" or "L" interval of the carrier wave and the compensation can be controlled at your option by generating the wait interval until the set instruction and reset instruction (SC4, RC4) are executed with software.




Fig. 24 Multi-carrier generating circuit






Fig. 25 Multi-carrier generating circuit control register and control flag

(1) Multi-carrier generating circuit operation

The carrier wave is compensated by +1 compensation or -1 compensation. Assuming the interval between the rise of the reference clock (ORCLK) input through the synchronization circuit and the next rise is 1T:

+1 compensation: extends the "L" interval by 1T at constant period.

—1 compensation: reduces the "L" interval by 1T at constant period.

The operation of the multi-carrier generating circuit is described below with examples for +1 compensation and -1 compensation (refer to Fig. 24).

◆+1 compensation example

[Output waveform]

Basic waveform: "H" interval=2T
 "L" interval=2T

• Compensation period : once every 2 period (+1 compensation)

[Initial setting value]

Carrier wave data control register
 C1₃-C1₀==(1010)₂

Carrier wave compensation control register
 C2₁, C2₀=(01)₂

Preset register PA₃—PA₀
 Initial value=(XX01)₂

• Compensation control timer PT Initial value=(1)₁₆

X : Set the arbitrary value (this bit is not related the waveform setting in this example). In this case, the shift operation is $PA_L \rightarrow PA_H \rightarrow PA_0 \rightarrow PA_1$ because the carrier wave data register (PA) is set to 4-bit connection. In addition, the data compensation latch (DCL) stops at reset state when the timer PT output (PT OUT) is "H" and operates when it is "L" because C1₃ is set to "1".

ORCLK is input to the multi-carrier generating circuit with the STCR instruction and register PA shift operation starts. At this time, DCL stops at reset state and disconnected from register PA because timer PT outputs initial level "H". Accordingly, PA₁ output is input to output latch (OPL) and is output as the carrier wave (CARR) after T/2. This is the basic waveform.

When timer PT underflows and PT OUT changes to "L", DCL reset is released and connected to the top bit of register PA. This causes the shift operation $PA_L \rightarrow PA_H \rightarrow PA_0 \rightarrow PA_1 \rightarrow DCL$. Accordingly, the DCL output is input to OPL and the "L" interval becomes longer than the basic waveform by 1T. This is the waveform of compensated period.

When the next fall of the carrier wave occurs, PT OUT returns to "H", DCL is disconnected, and a basic waveform is output. The carrier waveform is stopped with the SPCR instruction because C2, is cleared to "0".




Fig. 26 Timing diagram at +1 compensation

● −1 compensation example

[Output waveform]

Basic waveform: "H" interval=2T
 "L" interval=2T

 Compensation period : once every 2 period (-1 compensation)

[Initial setting value]

- Carrier wave data control register
 C1₃-C1₀=(0001)₂
- Carrier wave compensation control register
 C2₁, C2₀=(01)₂
- Preset register PA₃—PA₀
 Initial value=(XXX1)₂
- Compensation control timer PT Initial value=(1)₁₆
- X: Set the arbitray value (this bit is not related the waveform setting in this example).

In this case, the shift operation is $PA_L \rightarrow PA_H \rightarrow PA_0$ because the carrier wave data register (PA) is set to 3-bit connection. In addition, the data compensation latch (DCL) operates when the timer PT output (PT OUT) is

"H" and stops at reset state when it is "L" because C1₃ is cleared to "0".

ORCLK is input to the multi-carrier generating circuit with the STCR instruction and register PA shift operation starts. At this time, DCL operates and is connected to the top bit of register PA because timer PT outputs initial level "H". Accordingly, DCL output is input to output latch (OPL) and is output as the carrier wave (CARR) after T/2 because shift operation $PA_L \rightarrow PA_H \rightarrow PA_0 \rightarrow DCL$ is performed. This is the basic waveform.

When timer PT underflows and PT OUT changes to "L", DCL stops at reset state and is disconnected from register PA opposite of +1 compensation. Accordingly, the PA₀ output is input to OPL and the "L" interval becomes shorter than the basic waveform by 1T. This is the waveform of compensated period.

When the next fall of the carrier wave occurs, PT OUT becomes "H" and the basic waveform is output. The carrier waveform is stopped with the SPCR instruction because C2₁ is cleared to "0".




Fig. 27 Timing diagram at -1 compensation



(2) Preset register (PA₀-PA₃)

Preset register is the top 4 bits of the carrier wave data register (PA) which consists of a 6-bit shift register. The waveform of the carrier wave is determined by the number of connection bits of this register and the preset value.

Set the number of connection bits of preset register with bits 0 to 2 of the carrier wave data control register (C1), and the preset value with the TPAA instruction through register A. Set so that the waveform generated by the carrier wave data register (PA) is 1 period (both "H" and "L" are one interval).

(3) Compensation control timer (PT)

Timer PT is a 2-bit programmable timer and is used to determine the compensation period of the carrier wave. The initial level of the timer PT output (PT OUT) is "H". Timer PT down counts the fall of the carrier wave ("H" → "L"). An underflow occurs and PT OUT changes to "L" at the fall of the carrier wave after it becomes "0". Then the initial value is reloaded into timer PT and count continues. The output returns to "H" next time the carrier wave falls.

The carrier wave is compensated while this PT OUT is "L" (carrier wave compensation interval). Accordingly, when the value set in timer PT is n, the carrier wave is compensated every n+1 period. Data can be set simultaneously in timer PT and the reload register with the TPTA instruction.




Fig. 28 Timer PT operation example

(4) Data compensation latch (DCL)

Data compensation latch is a 1-bit latch with the preset value fixed to "0". The "L" interval of the carrier wave changes depending on whether or not this latch is connected to the top bit of the shift register (register PA). The connection/disconnection of DCL is automatically controlled by timer PT output value (PT OUT).

Table 7 Timer PT output value and DCL connection state

| | | C1 ₃ ="0" | C1 ₃ ="1" |
|-----|-----|----------------------|----------------------|
| PT | "∺" | Connection | Disconnection |
| OUT | "L" | Disconnection | Connection |

Note: C20 is set to "1" in this table.

(5) Carrier wave control instruction

The carrier wave generation is controlled with the STCR instruction (generation start) and the SPCR instruction (generation stop). Whether to output the generated carrier wave from the CARR pin can be controlled by the SC3 instruction (output) and the RC3 instruction (output disabled).

- (6) Multi-carrier generating circuit control registers and control flags
 - Carrier wave data control register (C1)
 Register C1 controls the number of connection bits to the carrier wave data register (PA), and the carrier wave compensation method. Set the contents of this register with the TC1A instruction through register A.
 - Carrier wave compensation control register (C2)
 Register C2 controls the carrier wave compensation function and the automatic stop function (stop with timer 1 underflow flag). Set the contents of this register with the TC2A instruction through register A.
 - · Carrier wave output control flag (C3)

C3 flag controls whether to output the generated carrier wave from the CARR pin. C3 flag is cleared to "0" and the carrier wave output is disabled when the RC3 instruction is executed, and C3 flag is set to "1" and carrier wave output is enabled when the SC3 instruction is executed.

Even if output is disabled with this flag, the carrier wave output stop interval can be counted by using timer 1 because the carrier wave generation is possible. This flag is cleared to "0" at system reset.



- . Carrier wave data control flag (C4)
- C4 flag controls the generation of the carrier wave which cannot be generated with the multi-carrier generating circuit. C4 flag is cleared to "0" and "L" interval of carrier wave is generated when the RC4 instruction is executed. C4 flag is set to "1" and "H" interval of carrier wave is generated when the SC4 instruction is executed. The "H" or "L" interval of the carrier wave and the compensation can be controlled at your option by generating the wait interval until the SC4 instruction and the RC4 instruction are executed with software. Stop the multi-carrier generating circuit (CR flag = "0") when the carrier wave is generated by C4 flag. This flag is cleared to "0" at system reset.
- Carrier wave generating control flag (CR)
 CR flag controls the operation to generate the carrier wave at the multi-carrier generating circuit. CR flag is cleared to "0" and generating the carrier wave is stopped when the SPCR instruction is executed or timer 1 underflow occurs (when C2₁ is set to "1"), and CR flag is set to "1" and generating the carrier wave is started when the STCR instruction is executed. This flag is cleared to "0" at system reset.
- (7) Precautions
 - Note the following when using the multi-carrier generating circuit.
 - Precaution when starting carrier wave (CARR) generation

The shift operation of the multi-carrier generating circuit starts in synchronization with the falling edge ("H" → "L") of ORCLK. However, the shift operation start timing after executing the carrier wave generation start instruction (STCR) is not constant because the instruction cycle does not match the ORCLK period.

In addition, when the falling edge of ORCLK occurs during the STCR instruction execution cycle, whether register PA starts shift operation or not is undefined. When the shift operation is not started, it is started at the falling edge of the next ORCLK. The carrier wave output timing after starting shift operation depends on the initial setting value as described in the carrier wave compensation example.

- Precaution when stopping carrier wave (CARR) generation
- The carrier wave is stopped at the fall of the carrier wave. However, the carrier wave stop timing after executing the carrier wave stop instruction (SPCR) is not constant because the instruction cycle does not match the carrier wave period.
- In addition, when the fall of the carrier wave occurs during the SPCR instruction execution cycle, whether the carrier wave is stopped or not is undefined. When the carrier wave is not stopped, it is stopped at the fall of the next carrier wave
- When the prescaler is to be stopped after stopping the carrier wave, wait for 1 period of ORCLK after the carrier wave has stopped, and then stop the prescaler.
- Precaution when restarting carrier wave (CARR) generation
- When carrier wave generation is restarted after stopping, timer PT retains the previous value without initializing. Accordingly, be sure to set again timer PT (with the TPTA instruction) before restarting carrier wave generation (with the STCR instruction).
- Precaution when using the carrier wave (CARR) automatic stop function
 - Carrier wave generation can be stopped ($C2_1 = "1"$) with the timer 1 underflow signal using the carrier wave as the timer 1 count source ($W1_3 = "1"$). In this case, it is necessary to set again timer 1 (with the T1R1 instruction) when carrier wave generation is to be restarted (with the STCR instruction) after stopping it with a timer 1 underflow signal.



LCD FUNCTION

The 4550 Group has a built-in LCD (Liquid Crystal Display) controller/driver. When proper voltage is applied to the LCD power supply input pins, and data is set in timer control registers (W2, W3), timer LC, LCD control registers (L1 to L3), and LCD RAM, the controller/driver automatically reads the display data, controls the LCD display by setting duty and bias.

4 common signal output pins and 40 segment signal output pins can be used to drive the LCD to control the display of up to 160 segments (when 1/4 duty and 1/3 bias are selected). When the required number of segment pins is 40 or less, $SEG_{36}-SEG_{39}$ can be used as input ports $P4_0-P4_3$.

(1) Duty and bias

There are three combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of the LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 8 Duty and maximum number of displayed pixels

| Duty | Maximum number of displayed pixels | Used COM pins | | | |
|------|------------------------------------|--------------------------------------------|--|--|--|
| 1/2 | 80 segments | COM ₀ , COM ₁ (Note) | | | |
| 1/3 | 120 segments | COM ₀ -COM ₂ (Note) | | | |
| 1/4 | 160 segments | COM ₀ -COM ₃ | | | |

Note: Leave unused COM pins open.

(2) LCD clock control

The LCD clock is determined by the setting values of the timer 2 count source selection bit $(W2_0)$, LCD clock frequency dividing circuit control bits $(W3_0, W3_1)$, and timer LC. Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. The number (1 to 6) shown under formula corresponds to Fig.29

 When using the prescaler output (frequency divided by 8 output) as timer 2 count source (W2₀=1)

$$F = \frac{\text{System clock frequency}}{8} \times \frac{1}{16} \times \frac{1}{m} \times \frac{1}{LC+1} \times \frac{1}{2}$$

$$102 \qquad 3 \qquad 6 \qquad 5 \qquad 6$$

• When using f(X_{CIN}) as timer 2 count source (W2₀=0)

$$F=f(X_{CIN}) \times \frac{1}{16} \times \frac{1}{m} \times \frac{1}{LC+1} \times \frac{1}{2}$$

$$3 \quad \textcircled{5} \quad \textcircled{6}$$

System clock frequency :
$$f(X_{IN})$$
 or $f(X_{CIN})$ m : 1, 2, 4
LC : 0 to 15

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency=
$$\frac{F}{n}$$
(Hz)

Frame period=
$$\frac{n}{F}(s)$$

F: LCD clock frequency




Fig. 29 LCD clock control circuit




Fig. 30 LCD controller/driver structure




Fig. 31 LCD control register

(3) LCD RAM

The RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM,

the display pixel corresponding to the bit is displayed automatically.

| Z | 1 | | | | | | | | | | | |
|-----|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|
| X | | 4 | | | 5 | | | | 6 | | | |
| Bit | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 |
| 8 | SEG ₀ | SEG ₀ | SEG₀ | SEG ₀ | SEG ₈ | SEG ₈ | SEGa | SEG ₈ | SEG ₁₆ | SEG ₁₆ | SEG ₁₆ | SEG ₁₆ |
| 9 | SEG ₁ | SEG ₁ | SEG ₁ | SEG ₁ | SEG ₉ | SEG ₉ | SEG ₉ | SEG ₉ | SEG ₁₇ | SEG ₁₇ | SEG ₁₇ | SEG ₁₇ |
| 10 | SEG ₂ | SEG ₂ | SEG ₂ | SEG ₂ | SEG ₁₀ | SEG ₁₀ | SEG ₁₀ | SEG ₁₀ | SEG ₁₈ | SEG ₁₈ | SEG ₁₈ | SEG ₁₈ |
| 11 | SEG ₃ | SEG ₃ | SEG ₃ | SEG ₃ | SEG ₁₁ | SEG ₁₁ | SEG ₁₁ | SEG ₁₁ | SEG ₁₉ | SEG ₁₉ | SEG ₁₉ | SEG ₁₉ |
| 12 | SEG ₄ | SEG ₄ | SEG ₄ | SEG ₄ | SEG ₁₂ | SEG ₁₂ | SEG ₁₂ | SEG ₁₂ | SEG ₂₀ | SEG ₂₀ | SEG ₂₀ | SEG ₂₀ |
| 13 | SEG ₅ | SEG ₅ | SEG ₅ | SEG ₅ | SEG ₁₃ | SEG ₁₃ | SEG ₁₃ | SEG ₁₃ | SEG ₂₁ | SEG ₂₁ | SEG ₂₁ | SEG ₂₁ |
| 14 | SEG ₆ | SEG ₆ | SEG ₆ | SEG ₆ | SEG ₁₄ | SEG ₁₄ | SEG ₁₄ | SEG ₁₄ | SEG ₂₂ | SEG ₂₂ | SEG ₂₂ | SEG ₂ ; |
| 15 | SEG ₇ | SEG ₇ | SEG ₇ | SEG ₇ | SEG ₁₅ | SEG ₁₅ | SEG ₁₅ | SEG ₁₅ | SEG ₂₃ | SEG ₂₃ | SEG ₂₃ | SEG ₂ |
| СОМ | COM ₃ | COM ₂ | COM | COMo | COM ₃ | COM ₂ | COM | COMo | COM ₃ | COM ₂ | COM | COM |

| Z | 1 | | | | | | | | | |
|-------|-------------------|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--|--|
| X | | | 7 | | 8 | | | | | |
| Y Bit | 3 | 2 | 1 | 0 | 3 | 2 | 1 | 0 | | |
| 8 | SEG ₂₄ | SEG ₂₄ | SEG ₂₄ | SEG ₂₄ | SEG ₃₂ | SEG ₃₂ | SEG ₃₂ | SEG ₃₂ | | |
| 9 | SEG ₂₅ | SEG ₂₅ | SEG ₂₅ | SEG ₂₅ | SEG ₃₃ | SEG ₃₃ | SEG ₃₃ | SEG ₃₃ | | |
| 10 | SEG ₂₆ | SEG ₂₆ | SEG ₂₆ | SEG ₂₆ | SEG ₃₄ | SEG ₃₄ | SEG ₃₄ | SEG ₃₄ | | |
| 11 | SEG ₂₇ | SEG ₂₇ | SEG ₂₇ | SEG ₂₇ | SEG ₃₅ | SEG ₃₅ | SEG ₃₅ | SEG ₃₅ | | |
| 12 | SEG ₂₈ | SEG ₂₈ | SEG ₂₈ | SEG ₂₈ | SEG ₃₈ | SEG ₃₆ | SEG ₃₆ | SEG ₃₆ | | |
| 13 | SEG ₂₉ | SEG ₂₉ | SEG ₂₉ | SEG ₂₉ | SEG ₃₇ | SEG ₃₇ | SEG ₃₇ | SEG ₃₇ | | |
| 14 | SEG ₃₀ | SEG ₃₀ | SEG ₃₀ | SEG ₃₀ | SEG ₃₈ | SEG ₃₈ | SEG ₃₈ | SEG ₃₈ | | |
| 15 | SEG ₃₁ | SEG ₃ , | SEG ₃₁ | SEG ₃₁ | SEG ₃₉ | SEG ₃₉ | SEG ₃₉ | SEG ₃₉ | | |
| СОМ | СОМа | COM ₂ | COM ₁ | СОМо | СОМа | COM ₂ | COM ₁ | СОМ₀ | | |

Fig. 32 LCD RAM map

(4) LCD control register

• LCD control register (L1)

Register L1 controls the combinations of duty and bias, LCD on/off, and internal dividing resistor connection. Set the contents of this register with the TL1A instruction through register A. The TAL1 instruction can also be used to transfer the contents of register L1 to register A.

LCD control register (L2)
 Register L2 controls pins SEG₃₆/P4₀—SEG₃₉/P4₃ function. Set the contents of this register with the TL2A instruction through register A.

LCD control register (L3)
 Register L3 controls pins D₁₁/V_{LC1} and D₁₂/V_{LC2} function. Set the contents of this register with the TL3A instruction through register A.

(5) LCD drive waveform

Fig. 33 shows the drive waveform example for each display method. When "1" is written in the LCD RAM data, the voltage difference between the corresponding common pin and segment pin becomes $\|V_{\text{LC3}}\|$ automatically and the display pixel at the cross section turns on.

When returning from reset and being the power down 2 state, display pixel turns off because every segment output pin and common output pin becomes V_{LC3} level.






Fig. 33 Drive wave example

(6) LCD power supply

The 4550 Group has the built-in LCD dividing resistor that can be disconnected with software. Select whether to connect this internal dividing resistor or not, and select the LCD power supply circuit appropriate for the LCD panel being used according to the combination of 3 items in the following Table 9. LCD power supply control.

Table 9 LCD power supply control

| Control Item | Control Bit | | | | | |
|---------------------------------------------------------------------------------------------------------------------------|-----------------|---|--|--|--|--|
| Connect/disconnect internal dividing | L1 ₃ | | | | | |
| resistor to/from LCD power supply. | Connecting | 0 | | | | |
| resistor to from EOD power supply. | Disconnecting 1 | | | | | |
| Connect/disconnect pine D A/ and | L3 _o | | | | | |
| Connect/disconnect pins D ₁₁ /V _{LC1} and D ₁₂ /V _{LC2} to/from LCD power supply. | Disconnecting | | | | | |
| Dig/ VEC2 to han LOD power supply. | Connecting 1 | | | | | |
| | L1 ₁ | | | | | |
| Use 1/2 or 1/3 bias. | 1/2 bias | | | | | |
| | 1/3 bias | 1 | | | | |

• When connecting the internal dividing resistor and disconnecting pins D_{11}/V_{LC1} and D_{12}/V_{LC2}

 $[L1_3=0, L3_0=0]$

In this case, 0 to V_{LC3} (V) voltage is applied to the

LCD panel. Apply voltage between 2.2V and V_{DD} to the V_{LC3} pin. (circuit example a)

• When connecting the internal dividing resistor and connecting pins D_{11}/V_{LC1} and D_{12}/V_{LC2} [$L1_3$ =0, $L3_0$ =1] In this case, internally generated divided voltage is output from pins D_{11}/V_{LC1} and D_{12}/V_{LC2} . Accordingly, the impedance of the LCD power can be reduced by externally connecting a capacitor to the pins D_{11}/V_{LC1} and D_{12}/V_{LC2} . Apply voltage between 2.2V and V_{DD} to the V_{LC3} pin.

(1/3 bias : circuit example b, 1/2 bias : circuit example c)

 When disconnecting the internal dividing resistor and connecting pins D₁₁/V_{LC1} and D₁₂/V_{LC2}

$$[L1_3=1, L3_0=1]$$

This is the external power input mode. Apply the following voltage to each LCD power supply input pins.


When using 1/3 bias : $(2.2V \le V_{LG3} \le V_{DD})$

$$V_{LC2} = \frac{2}{3} V_{LC3}, V_{LC1} = \frac{1}{3} V_{LC3}$$

When using 1/2 bias: $(2.2V \le V_{LC3} \le V_{DD})$

$$V_{LC2} = V_{LC1} = \frac{1}{2} V_{LC3}$$

(1/3 bias : circuit example d, 1/2 bias : circuit example e)



Flg. 34 LCD power circuit example




Fig. 35 LCD power circuit example (continued)

(7) LCD display method

The connection example in Fig. 36 shows the display method, how to set the LCD control register, and the drive waveform when displaying the character "9".

- Select the duty and bias combinations with bits 0 and 1 of the register L1.
- Set the internal resistor with bit 3 of the register L1, and register L3.
- Switch pins SEG₃₆/P4₀ and SEG₃₇/P4₁ to segment output ports with bits 0 and 1 of the register L2.
- Write (1011)₂ and (0111)₂ to addresses M(Z, X, Y) = (1, 8, 12) and M(Z, X, Y)=(1, 8, 13) in RAM as shown in Fig. 38.
- Character "9" is displayed by setting bit 2 of the register L1 to "1".




Fig. 36 LCD connection example




Fig. 37 Setting registers (before LCD on)




Fig. 38 Display pattern example and drive waveform example

RESET FUNCTION

System reset is performed by applying "L" level to the RESET pin for 1 machine cycle or more when the following 2 conditions are satisfied:

. the value of supply voltage is the minimum value or more

of the recommended operating conditions, and

· the oscillation is stabilized.

Then when "H" level is applied to the RESET pin, the program starts from address 0 in page 0.




Fig. 39 Reset release timing




Fig. 40 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be performed automatically at power on (power-on reset) by connecting resistors, a diode, and a capacitor to the RESET pin. Connect the RESET pin and the external circuit at the shortest distance.




Fig. 41 Power-on reset circuit example



(2) Internal state at reset Fig. 42 shows the internal state and port state at reset (they are the same after reset is released).

| Program counter (PC) | 0 0 | 0 | 0 | 0 | 0 0 0 0 0 0 0 0 |
|-----------------------------------------------------------------------------|-----------------------------------------|-----------------|---------------|---|------------------------------------------|
| Address 0 in page 0 is set. | | | | | |
| Interrupt enable flag (INTE) | | •••••• | | 0 | (Interrupt disabled) |
| Power down flag (P) | •••••• | •• | | 0 | |
| External interrupt request flag (EXF0) | ••••• | | | 0 | |
| Interrupt control register (V1) | 0 | 0 | 0 | 0 | (Interrupt disabled) |
| Interrupt control register (I1) | ······ 0 | 0 | 0 | 0 | Pull-up transistor OFF) |
| Clock control register (MR) | | 0 | 0 | 0 | (X _{IN} selected) |
| Timer 1 interrupt request flag (T1F) · · · · · · · · · · · · · · · · · · · | *************************************** | | · · · · · · · | 0 | |
| Timer 2 underflow flag (T2F) | ************** | • • • • • • • • | | 0 | |
| Timer 3 interrupt request flag (T3F) ······ | | ••••• | ••••• | 0 | |
| Watchdog timer flag (WDF) · · · · · · · · · · · · · · · · · · · | | ••••• | | 0 | |
| Timer control register (W1) ······ | ····· 0 | 0 | 0 | 0 | (Prescaler and timer 1 stop) |
| Timer control register (W2) | ······ 0 | 0 | 0 | 0 | (Timer 2 and timer 3 stop) |
| Timer control register (W3) | о | 0 | 0 | 0 | (Watchdog timer stop) (BEEP output stop) |
| Carrier wave data control register (C1) | 0 | 0 | 0 | 0 | |
| Carrier wave compensation control register (C2) | | | 0 | 0 | |
| Carrier wave output control flag (C3) · · · · · · · · · · · · · · · · · · · | | | | 0 | (Carrier wave output disabled) |
| Carrier wave data control flag (C4) | | | | 0 | |
| Carrier wave generating control flag (CR) | | | | 0 | |
| LCD control register (L1) | ······ o | 0 | 0 | 0 | (LCD off) |
| LCD control register (L2) | 0 | 0 | 0 | 0 | (Segment driver selected) |
| LCD control register (L3) | | | | 0 | |
| • Carry flag (CY) | • • • • • • • • • • • • • • • • • • • • | ••••• | | 0 | |
| Register A | о | 0 | 0 | 0 | |
| Register B | о | 0 | 0 | 0 | |
| Register D | | × | × | × | |
| • Register E ··································· | ×× | × | × | × | |
| Data pointer X | о | 0 | 0 | 0 | |
| Data pointer Y | 0 | 0 | 0 | 0 |] |
| Data pointer Z | | | × | × | |
| Stack pointer (SP) | | 1 | 1 | 1 | "X" represents undefined. |
| | | | | | · |

Fig. 42 Internal state at reset



Table 10 Port state at reset

| Name | Function at reset | State at reset | | | | | | |
|------------------------------------------------------------------------|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|--|
| D ₀ -D ₇ | D ₀ D ₇ | | | | | | | |
| D ₈ , D ₉ | D ₈ , D ₉ | Minh innedees (New d) | | | | | | |
| D ₁₀ /BEEP | D ₁₀ /BEEP | High impedance (Note 1) | | | | | | |
| D ₁₁ /V _{LC1} , D ₁₂ /V _{LC2} | D ₁₁ , D ₁₂ | | | | | | | |
| P0 ₀ -P0 ₃ | P0 ₀ P0 ₃ | (4) 27 (A) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | |
| P1 ₀ P1 ₃ | P1 ₀ P1 ₃ | "H" (V _{DD}) level (Note 1) | | | | | | |
| P2 ₀ -P2 ₃ | P2 ₀ -P2 ₃ | High Impedance | | | | | | |
| P3 _o /INT | P3 _o | | | | | | | |
| P3 ₁ | P3 ₁ . | High impedance (Note 2) | | | | | | |
| SEG ₃₆ /P4 ₀ -SEG ₃₉ /P4 ₃ | SEG ₃₆ -SEG ₃₉ | | | | | | | |
| SEG ₀ -SEG ₃₅ | SEG ₀ -SEG ₃₅ | V _{LC3} level | | | | | | |
| COMo-COM3 | COM _o -COM ₃ | The second secon | | | | | | |
| CARR | CARR | "L" (V _{SS}) level | | | | | | |

Notes 1. Output latch is set to "1".

2. Pull-up transistor is turned off.

POWER DOWN FUNCTION

The 4550 Group has 2-type power down functions.

- Power down 1 (clock operating mode)
- POF instruction Power down 2 (RAM back-up mode)
- POF2 instruction

Note: be sure to disable interrupts by executing the DI instruction before the POF (power down 1) or POF2 (power down 2) instruction is executed.

Power down is performed by executing each instruction. The start condition is different between these power downs and normal reset.

- · Return from power-down state
- · Return from reset state
 - Cold start codition
- (1) Power down 1 (clock operating mode)

The following functions and states are retained at a power down with the POF instruction.

- RAM
- · Reset circuit
- X_{CIN}-X_{COUT} oscillation
- LCD display
- Timer 2, timer 3
- (2) Power down 2 (RAM back-up mode)

The following functions and states are retained at a power down with the POF2 instruction.

- RAM
- · Reset circuit

Unlike power down 1, all oscillations stop with power down 2.

(3) Warm start condition

The system returns from the power-down state when:

- · external wakeup signal is input, or
- timer 3 interrupt request flag is set in power down 1 state, or when :
- external wakeup signal is input

in power down 2 state. In either case, the CPU starts executing the program from address 0 in page 0 after returning. In this case, the P flag is set to "1".

(4) Cold start condition

The CPU starts executing the program from address 0 in page 0 when :

- · reset pulse is input, or
- · reset by watchdog timer.

In this case, the P flag is cleared to "0".

Table 11 Functions and states retained at power down

| | Power | r down |
|-----------------------------------------------------------------------------------|--------|----------------------|
| Function | Mode 1 | Mode 2 |
| Registers A, B Program counter (PC) Stack pointer (SP)(Note 2) Carry flag (CY) | × | × |
| Contents of RAM | 0 | 0 |
| Port level | 0 | 0 |
| Clock control register (MR) | 0 | 0 |
| Timer control register (W1) | × | × |
| Timer control registers (W2, W3) | 0 | 0 |
| Interrupt control register (V1) | × | × |
| Interrupt control register (I1) | 0 | 0 |
| Multi-carrier generating circuit control registers and flags (C1, C2, C3, C4, CR) | × | × |
| LCD display function | 0 | (Note 3) |
| LCD control registers (L1, L2, L3) | 0 | 0 |
| Timer LC | 0 | (Note 4) |
| Timer 2 function | 0 | (Note 4) |
| Timer 3 function | 0 | (Note 4) |
| External interrupt request flag (EXF0) | × | × |
| Timer 2 underflow flag (T2F) | 0 | (Note 4) |
| Timer 3 interrupt request flag (T3F) | 0 | (Note 4) |
| Watchdog timer flag (WDF) | 0 | (Note 4) (Note 5) |
| Interrupt enable flag | × | × |

Notes 1. "O" represents that the function can be retained, and "X" represents that the function is initialized.

Timers, registers and flags other than the above are undefined at power down, and set the initial value after returning.

- The stack pointer (SP) points the level of the stack register and is initialized to "7" at power down.
- 3. The LCD is turned off.
- 4. The state of the timer is undefined.
- Stop the watchdog timer with software, and then execute the POF2 instruction.



(5) Identification of the start condition

The start condition (warm start or cold start) can be identified by examining the state of P flag with the SNZP instruction. The warm start condition (timer 3 or external wakeup signal) can be identified by examining the state of the T3F flag.




Fig. 43. Set source and reset source of P flag




Fig. 44 Start condition identification example with the SNZP instruction

(6) State transition

State transition is described using Fig. 45.


- 1. Cold start (Return from reset state)
 - The state is A after a cold start from the reset state. In state A, bit 0 (MR_0) and bit 1 (MR_1) of the clock control register are both "0", and f(X_{IN}) is selected as the system clock.
- Transition from state A to low-speed mode state C
 First set MR₀ to "1" (state B) to switch the system clock and then set MR₁ to "1" (state C) to stop f(X_{IN}) oscillation.
 - However, after a cold start, do not use $f(X_{CIN})$ as system clock and count source until $f(X_{CIN})$ oscillation sufficiently stabilizes (same as when returning from state E to state A).
- Transition from state D (power down 1) or state E (power down 2)

The power down 1 (state D) or power down 2 (state E) state can be entered from state A, B, or C with the POF or POF2 instruction. When returning, the state returns to the state before executing the POF or POF2 instruction, but stabilizing time is generated automatically according to the state as shown in Fig. 45 because the oscillation stabilizing time depends on the state of $f(X_{\rm IN})$ or $f(X_{\rm CIN})$.

4. Transition from state C to state A

First clear MR_1 to "0" to go to state B, generate sufficient time for $f(X_{IN})$ oscillation to stabilize with software, and then clear MR_0 to "0" to go to state A. Also generate sufficient time for $f(X_{IN})$ oscillation to stabilize with software, and then clear MR_0 to "0" to go to state A from state B after the transition to state D from state B with the POF instruction (State transition : $B \rightarrow D \rightarrow B \rightarrow A$).





Stabilizing time (a): Microcomputer starts its operation after counting the $f(X_{IN})$ clock signal 14331 to 14336 times with hardware to stabilize the $f(X_{IN})$ oscillation.

Stabilizing time (b): Microcomputer starts its operation after counting the f(X_{CIN}) clock signal 14331 to 14336 times with hardware to stabilize the f(X_{CIN}) oscillation.

Stabilizing time e: Generate an interval required to stabilize the $f(X_{IN})$ oscillation in state B with software at the transition $C \to B \to A$ or $D \to B \to A$.

Stabilizing time a: Generate an interval required to stabilize the $f(X_{CIN})$ oscillation in state A with software since the $f(X_{CIN})$ oscillation may be unstable immediately after cold starting or the return from power down 2.

Returning input 1: External wakeup signal (P0₀-P0₃, P1₀-P1₃, P2₀, P2₁, P3₀)

Returning input 2: Timer 3 interrupt request flag

X: Not used (this bit has no function)

Note: The microcomputer starts its operation after counting f(X_{CIN}) oscillation 27 to 34 times.

Fig. 45 State transition diagram



(7) Return signal

An external wakeup signal or the timer 3 interrupt request flag is used to return from power down 1. Exter-

nal wakeup signal is used to return from power down 2 because the oscillation is stopped. Table 12 shows the return condition each return source.

Table 12 Return source and condition

| | Return Source | Return Condition | Remarks |
|----------|-----------------------------------------|--------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| signals | Ports P0, P1 | Return by external falling edge in- put ("H"→"L"). | Set ports P0 and P1 to "H" level before going into power down state because the falling edge detection circuit is also used as ports P0 and P1. |
| wakeup | Ports P2 ₀ , P2 ₁ | Return by external falling edge input ("H"→"L"). | Set both ports $P2_0$ and $P2_1$ to "H" level before going into power down state because the falling edge detection circuit is also used as ports $P2_0$ and $P2_1$. |
| External | Port P3 _b /INT (Note 1) | Return by external "H" level or "L" level input. In this case, EXF0 flag is not set. | Select the return level ("L" level or "H" level) with bit 2 of the interrupt control register (11) according to the external state before going into power down state. |
| | er 3 interrupt re- st flag | Return when timer 3 underflows and T3F flag is set to "1". | Allowed only when returning from power down 1 (executing POF instruction). However, when the POF or POF2 instruction is executed with T3F="1", return condition is recognized and return is performed. |

- Notes 1: The P3₀/INT pin has a built-in pull-up transistor that can be turned ON/OFF by program. When going into power down state with the P3₀/INT pin externally set to "L" level, current flows from the P3₀/INT pin if this pull-up transistor is turned ON. Accordingly, systems that required power consumption to be kept low should turn off this pull-up transistor by program (I1₀="0") before going into power down state. However, when pull-up transistor is necessary to obtain the return level "H", pull-up transistor can be temporarily turned ON by using timer 2 output signal (dynamic pull-up function: I1₀="0", I1₃="1")
 - 2: When the POF or POF2 instruction is executed with T3F=1, return condition is recognized and return is immediately performed after going into power down state.




Fig. 46 P3₀/INT pin block diagram

- (8) Power down function control register
 - Interrupt control register (I1)
 Register I1 controls pins P3₀/INT and P3₁ pull-up transistors ON/OFF and controls the return signal level of

the P3₀/INT pin from power down state. Set the contents of this register with the TI1A instruction through register A. The TAI1 instruction can also be used to transfer the contents of register I1 to register A.




Fig. 47 Power down function control register

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- f(X_{IN}) clock generating circuit
- f(X_{CIN}) clock generating circuit
- · Control circuit to stop the clock oscillation
- . Control circuit to return from power down state

System clock selection and clock oscillation start/stop are

controlled with the clock control register (MR). The $f(X_{IN})$ clock is selected just after a cold start. The instruction clock can be switched to the $f(X_{CIN})$ clock with the system clock selection bit (MR_0) . At a warm start, the clock selected just before power down is used. The instruction clock is the signal divided by 3 of the selected clock $(f(X_{IN})/3)$ or $f(X_{CIN})/3)$.




Fig. 48 Clock control circuit structure




Fig. 49 Registers related clock control



(1) Clock control register MR

Register MR controls the system clock. Set the contents of this register with the TMRA instruction through register A. The TAMR instruction can also be used to transfer the contents of register MR to register A. After executing the TAMR instruction, "0" is stored in bit 3 of register A.

(2) f(X_{IN}) clock generating circuit

Clock oscillation ($f(X_{IN})$) is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins X_{IN} and X_{OUT} at the shortest distance. A feedback resistor is built-in between pins X_{IN} and X_{OUT} . When external clock signal is input, connect the clock source to X_{IN} and leave X_{OUT} open. When using an external clock, the maximum clock system clock frequency is 800kHz. Use the external clock at 30% to 70% duty ratio.

(3) f(X_{CIN}) clock generating circuit

Clock oscillation ($f(X_{CIN})$) is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit to pins X_{CIN} and X_{COUT} at the shortest distance. A feedback resistor is built-in between pins X_{CIN} and X_{COUT} .

Unlike the $f(X_{\text{IN}})$ clock generating circuit, the external clock signal cannot be used for this circuit.

ROM ordering method

Please submit the information described below when ordering Mask ROM.

- (1) M34550M4A-XXXFP ROM Order Confirmation Form, M34550M6A-XXXFP ROM Order Confirmation Form, or M34550M8A-XXXFP ROM Order Confirmation Form ··· 1
- (2) Data to be written into mask ROM····· EPROM (three sets containing the identical data)
- (3) Mark Specification Form 1




Fig. 50 Ceramic resonator external circuit




Fig. 51 External clock input circuit




Fig. 52 Quartz-crystal oscillator external circuit

LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor (approx. $0.1\mu F$) between pins V_{DD} and V_{SS} using the thickest wire and equalizing its wiring in width and length at the shortest distance in order to prevent noise and latch up.

In the built-in PROM version, P2₃ pin is also used as V_{PP} pin. Accordingly, when using this pin, use this pin through a resistor about $5k\Omega$ in series at the shortest distance.

When not using this pin, connect to Vss through a $5k\Omega$ resistor at the shortest distance.

- (2) Prescaler
 - Stop the prescaler to change its frequency dividing ratio.
- (3) Timer 1, 2, 3

Stop timer 1, 2, or 3 counting to change its count source, as well as to execute the TAB3 instruction for reading the data (from timer 3).

(4) D₁₀/BEEP pin

To use the buzzer drive output function, set the frequency (bits 0 and 1 of the register W3) and then start output. When changing the buzzer drive output frequency or switching this pin as port D_{10} function, first stop the buzzer drive output, wait for 1 cycle of the buzzer drive output, and then set the frequency or start using as port D_{10} .

- (5) Multi-carrier generating circuit
 - Precaution when starting carrier wave (CARR) genera-

The shift operation of the multi-carrier generating circuit starts in synchronization with the falling edge ("H" → "L") of ORCLK. However, the shift operation start timing after executing the carrier wave generation start instruction (STCR) is not constant because the instruction cycle does not match the ORCLK period.

In addition, when the falling edge of ORCLK occurs during the STCR instruction execution cycle, whether register PA starts shift operation or not is undefined. When the shift operation is not started, it is started at the falling edge of the next ORCLK. The carrier wave output timing after starting shift operation depends on the initial setting value as described in the carrier wave compensation example.

Precaution when stopping carrier wave (CARR) generation

The carrier wave is stopped at the fall of the carrier wave. However, the carrier wave stop timing after executing the carrier wave stop instruction (SPCR) is not constant because the instruction cycle does not match the carrier wave period.

In addition, when the fall of the carrier wave occurs during the SPCR instruction execution cycle, whether the carrier wave is stopped or not is undefined. When the carrier wave is not stopped, it is stopped at the fall of the next carrier wave.

When the prescaler is to be stopped after stopping the carrier wave, wait for 1 period of ORCLK after the carrier wave has stopped, and then stop the prescaler.

Precaution when restarting carrier wave (CARR) generation

When carrier wave generation is restarted after stopping, timer PT retains the previous value without initializing. Accordingly, be sure to set again timer PT (with the TPTA instruction) before restarting carrier wave generation (with the STCR instruction).

Precaution when using the carrier wave (CARR) automatic stop function

Carrier wave generation can be stopped ($C2_1 = "1"$) with the timer 1 underflow signal using the carrier wave as the timer 1 count source ($W1_3 = "1"$). In this case, it is necessary to set again timer 1 (with the T1R1 instruction) when carrier wave generation is to be restarted (with the STCR instruction) after stopping it with a timer 1 underflow signal.

(6) Built-in PROM version precautions

The operating power voltage of the built-in EPROM version (M34550E8FS) and the One Time PROM version (M34550E8-XXXFP, M34550E8FP) is 2.5V to 3.6V. The operating power voltage of the mask ROM version (M34550M8A-XXXFP) is 2.2V to 3.6V.

- (7) Notes on power down function Be sure to disable interrupts by executing the DI instruction before the POF (power down 1) or POF2 (power down 2) instruction is executed.
- (8) Note on program counter Make sure that the PC_H does not specify after the last page of the built-in ROM.
- (9) Note on LCD

The 4550 Group has the LCD dividing resistor that can be disconnected by software. Select whether to connect this internal dividing resistor or not, the LCD power supply circuit appropriate for the LCD panel being used, and test sufficiently.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

SYMBOL

The symbols shown are used in the following instruction function table and instruction list.

| Symbol | Contents | Symbol | Contents |
|-----------------|--------------------------------------------------------|-------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Α | Register A (4 bits) | T1F | Timer 1 interrupt request flag |
| В | Register B (4 bits) | T2F | Timer 2 underflow flag |
| DR | Register D (3 bits) | T3F | Timer 3 interrupt request flag |
| E | Register E (8 bits) | INTE | Interrupt enable flag |
| C1 | Carrier wave data control register C1 (4 bits) | EXF0 | External interrupt request flag |
| C2 | Carrier wave compensation control register C2 (2 bits) | P | Power down flag |
| C3 | Carrier wave output control flag C3 | WDF | Watchdog timer flag WDF |
| C4 | Carrier wave data control flag C4 | } | |
| CR | Carrier wave generating control flag CR | D | Port D (13 bits) |
| PA | Preset register PA (4 bits) | P0 | Port P0 (4 bits) |
| L1 | LCD control register L1 (4 bits) | P1 | Port P1 (4 bits) |
| L2 | LCD control register L2 (4 bits) | P2 | Port P2 (4 bits) |
| L3 | LCD control register L3 (1 bit) | P3 | Port P3 (2 bits) |
| MR | Clock control register MR (3 bits) | P4 | Port P4 (4 bits) |
| V1 | Interrupt control register V1 (4 bits) | | |
| 11 | Interrupt control register (1 (4 bits) | x | Hexadecimal variable |
| W1 | Timer control register W1 (4 bits) | у | Hexadecimal variable |
| W2 | Timer control register W2 (4 bits) | z | Hexadecimal variable |
| W3 | Timer control register W3 (4 bits) | l p | Hexadecimal variable |
| | | n | Hexadecimal constant |
| X | Register X (4 bits) | i | Hexadecimal constant |
| Υ | Register Y (4 bits) | j | Hexadecimal constant |
| Z | Register Z (2 bits) | A ₃ A ₂ A ₁ A ₀ | Binary notation of hexadecimal variable A |
| DP | Data pointer (10 bits) | | (same for others) |
| | (It consists of registers X, Y and Z) | 1 | |
| PC | Program counter (14 bits) | ← | Direction of data movement |
| PC _H | High-order 7 bits of program counter | () | Contents of registers and memories |
| PC _L | Low-order 7 bits of program counter | | Negate, Flag unchanged after executing instruction |
| SK | Stack register (14 bits×8) | M(DP) | RAM address specified by the data pointer |
| SP | Stack pointer (3 bits) | а | Label indicating address a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ |
| CY | Carry flag | p, a | Label indicating address as an as in page ps ps |
| T1 | Timer 1 | | p ₃ p ₂ p ₁ p ₀ |
| T2 | Timer 2 | | |
| T3 | Timer 3 | С | Hex. C + Hex. number × (also same for others) |
| R1 | Timer 1 reload register | + | |
| R2 | Timer 2 reload register | × | |
| R3 | Timer 3 reload register | į . | |

Note: The 4550 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if a skip is not performed. However, the cycle count becomes "1" when the TABP p, RT, or RTS instruction is skipped.



LIST OF INSTRUCTION FUNCTION

| Grouping | Mnemonic | Function | Grouping | Mnemonic | Function | Grouping | Mnemonic | Function |
|-------------------------------|----------|-------------------------------------------------------------------------------|----------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|---------------|-----------------------------------------------------------------------------------|
| | TAB | (A)←(B) (B)←(A) | 5 | XAMI į | (A) ← → (M(DP)) (X) ← (X) EXOR(j) j=0 to 15 | operation | SZB j | (Mj(DP))←0? j=0 to 3 |
| | TAY | (A)+(Y) | rtransfer | | (Y)←(Y)+1 | Bit ope | | |
| | TYA | (Y)←(A) | register | TMA j | (M(DP))←(A) (X)←(X)EXOR(j) | | | |
| fer | TEAB | $(E_7 - E_4) \leftarrow (B)$ $(E_3 - E_0) \leftarrow (A)$ | RAM to | | j=0 to 15 | Comparison operation | SEAM SEA n | (A) = (M(DP))? (A) = n? |
| Register to register transfer | TABE | (B)←(E ₇ E ₄) (A)←(E ₃ E ₀) | ļ | | | 5 8 | | However, n=0 to 15 |
| to regis | TDA | $(DR_2-DR_0)-(A_2-A_0)$ | | LA n | (A)←n However, n=0 to 15 | _ | Ва | (PC _L)←a ₆ −a ₀ |
| legister | TAD | $(A_2-A_0)\leftarrow(DR_2-DR_0)$ $(A_3)\leftarrow0$ | | ТАВР р | (SP)←(SP)+1 (SK(SP))←(PC) | operation | BL p, a | (PC _H)←p (PC _L)←a ₆ —a ₀ |
| E | TAZ | $(A_1, A_0) \leftarrow (Z_1, D_0)$ $(A_3, A_2) \leftarrow 0$ | | | $(PC_{H})\leftarrow_{P}$ $(PC_{L})\leftarrow(DR_{2}-DR_{0}, A_{3}-A_{0})$ $(B)\leftarrow(ROM(PC))_{7 \text{ to 4}}$ $(A)\leftarrow(ROM(PC))_{3 \text{ to 0}}$ | Branch o | BLA p | $(PC_{L}) \leftarrow p$ $(PC_{L}) \leftarrow (DR_{2} - DR_{0}, A_{3} - A_{0})$ |
| | TAX | (A)+(X) | | | (PC)←(SK(SP)) (SP)←(SP)−1 | | | |
| | TASP | $(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$ | 5 | АМ | (A)+(A)+(M(DP)) | | ВМа | (SP)←(SP)+1 (SK(SP))←(PC) (PC _H)←2 |
| | LXY | (X)←x, x=0 to 15 | peratic | AMC | (A)←(A)+(M(DP))+(CY) (CY)←Carry | _ | BML | (PC _L)←a ₆ —a ₀ (SP)←(SP)+1 |
| S | x, y | (Y)←y, y=0 to 15 | Arithmetic operation | An | (A)←(A)+n However, n=0 to 15 | Subroutine operation | p, a | (SK(SP))←(PC) (PC _H)←p |
| RAM addresses | LZz | $(Z)\leftarrow z$, $z=0$ to 3 | Ari | AND | (A)←(A)AND(M(DP)) | ontine | BMLA | (PC _L)←a ₆ —a ₀ |
| RAM a | INY | (Y)←(Y)+1 | | OR | (A)+(A)OR(M(DP)) | Subr | р | (SK(SP))←(PC) (PC _H)←p |
| | DEY | (Y)←(Y)−1 | | SC RC | (CY)←1 (CY)←0 | | | $(PC_L) \leftarrow (DR_2 - DR_0, A_3 - A_0)$ |
| | TAM j | (A)+-(M(DP)) | | szc | (CY)=0? | | | |
| fer | | (X)←(X)EXOR(j) j=0 to 15 | | СМА | (A)←(Ā) | | RTI | (PC)←(SK(SP)) (SP)←(SP)−1 |
| ter trans | хам ј | $(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) \in XOR(j)$ | | RAR | +[CY] → A ₃ A ₂ A ₁ A ₀ | eration | RT | (PC)←(SK(SP)) (SP)←(SP)−1 |
| RAM to register transfer | XAMD j | j=0 to 15 (A)(M(DP)) | ation | SBj | (Mj(DP))+-1 j=0 to 3 | Return operation | RTS | (PC)←(SK(SP)) (SP)←(SP)−1 |
| HAM | | (X)←(X)EXOR(j) j=0 to 15 (Y)←(Y)−1 | Bit operation | RB j | (Mj(DP))←0 j=0 to 3 | ď | | |



| Grouping | Mnemonic | Function | Grouping | Mnemonic | Function | Grouping | Mnemonic | Function |
|---------------------|----------|------------------------------------------------------------------------------------|--------------------------------------------|--------------|-------------------------------------------------------------------|--------------------------------------------|----------|------------------------------------------------------------------------|
| | DI | (INTE)←0 | SNZT3 (T3F)=1? | | rating | SC4 | (C4)←1 | |
| | EI | (INTE)←1 | , , , , | IAP0 | (A)←(P0) | gene | STCR | Carrier wave generating starts |
| | SNZ0 | (EXF0)=1? After skipping, (EXF0)←0 | | IAP1 | (A)←(P1) | Multi-carrier generating circuit operation | SPCR | Carrier wave generating stops |
| tion | TV1A | (V1)←(A) | | IAP2 | (A)←(P2) | Multi | TC2A | (C2)←(A ₁ , A ₀) |
| Interrupt operation | TI1A | (I1)←(A) | | LADO | (A A); (BB BB) | | NOP | (PC)←(PC)+1 |
| nterrup | TAV1 | (A)←(V1) | _ | IAP3 | $(A_1, A_0) \leftarrow (P3_1, P3_0)$ $(A_3, A_2) \leftarrow 0$ | | POF | Power down 1 |
| = | TAI1 | (A)←(H) | eration | IAP4 | (A)←(P4) | operation | POF2 | Power down 2 |
| | | | Input/Output operation | CLD | (D)←1 | | SNZP | (P)=1? |
| | | | put/Ou | RD | (D(Y))←0 (Y)=0 to 12 | Other | TAMR | $(MR_2-MR_0)\leftarrow (A_2-A_0)$ $(A_2-A_0)\leftarrow (MR_2-MR_0)$ |
| - | TW1A | (W1)←(A) | Ξ | SD | (D(Y))←1 (Y)=0 to 12 | | ININ | (A ₃)←0 |
| | TW2A | (W2)←(A) | | SZD | (D(Y))=0? | | WRST | (WDF)←0 |
| | TW3A | (W3)←(A) | | | (Y)=8 to 10 | | | |
| | TAW1 | (A)(W1) | | OP0A | (P0)←(A) | | | |
| | TAW2 | (A)+(W2) | | OP1A TL1A | (P1)←(A) (L1)←(A) | - | | |
| | TAW3 | (A)←(W3) | | TAL1 | (A)←(L1) | | | |
| | тзав | (R3 ₇ -R3 ₄)←(B) (T3 ₇ -T3 ₄)←(B) | eration | TL2A | (L2)←(A) | | | |
| Seration | | (R3 ₃ —R3 ₀)←(A) (T3 ₃ —T3 ₀)←(A) | ntrol op | TL3A | (L3)←(A ₀) | | | |
| Timer operation | T1R1 | (T1)+-(R1) | LCD control operation | TLCA | (LC)←(A) | | | |
| - | TR1AB | (R1 ₇ -R1 ₄)+(B) (R1 ₃ -R1 ₀)+(A) | - | | | | | |
| | TR1A | (R1 ₈)←(A ₀) | | ТРТА | (PT)←(A ₁ , A ₀) | i | | |
| | тавз | (B)←(T3 ₇ −T3 ₄) (A)←(T3 ₃ −T3 ₀) | erating | TC1A | (C1)+-(A) | | | |
| | SNZT1 | (T1F)=1? | Multi-carrier generating circuit operation | ТРАА | (PA)+-(A) | | | |
| | | After skipping, (T1F)←0 | ti-carric | RC3 | (C3)←0 | | | |
| | SNZT2 | (T2F)=1? After skipping, (T2F)←0 | Ž. | SC3 | (C3)←1 | | | |
| | | | | RC4 | (C4)+-0 | <u> </u> | | |



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

INSTRUCTION CODE TABLE

| 1 |) ₉ —D ₄ | 000000 | 000001 | 000010 | 000011 | 000100 | 000101 | 000110 | 000111 | 001000 | 001001 | 001010 | 001011 | 001100 | 001101 | 001110 | 001111 | 010000 | 011000 |
|------------------|----------------------------------------|--------|--------|----------|--------|---------|---------|---------|----------|-----------|------------|--------------|-------------|--------|--------|--------|--------|----------|--------|
| D ₃ - | Hexa- deci- mai nota- tion | 0 0 | 0 1 | 0 2 | 0 3 | 0 4 | 0 5 | 0 6 | 0 7 | 0 8 | 0 9 | 0 A | 0 B | 0 C | 0 D | 0 E | 0 F | 10 to 17 | |
| 0000 | 0 | NOP | BLA | SZB 0 | BMLA | _ | TASP | A 0 | LA O | TABP 0 | TABP | TABP | TABP 48* | BML | BML | BL | BL | вм | в |
| 0001 | 1 | | CLD | SZB 1 | _ | _ | TAD | A 1 | LA 1 | TABP | TABP | | TABP | вмі. | вмь | BL | BL | ВМ | В |
| 0010 | 2 | POF | _ | SZB 2 | _ | _ | TAX | A 2 | LA 2 | TABP | | | | BML | BML. | BL | BL | ВМ | В |
| 0011 | 3 | SNZP | INY | SZB | _ | _ | TAZ | Α | LA | TABP | TABP | TABP | TABP | вмі | BML | BL | BL | ВМ | В |
| 0100 | 4 | Dì | RD | 3 SZD | _ | RT | TAV1 | 3 A | LA | TABP | 19 TABP | TABP | 51* TABP | BML | BML | BL | BL | ВМ | В |
| 0101 | 5 | EI | SD | SEAn | | RTS | _ | 4 A | LA | 4 TABP | 20 TABP | 36** TABP | 52* TABP | BML | BML | BL | BL | ВМ | В |
| 01,10 | 6 | RC | | SEAM | | RTI | | 5 A | LA | TABP | Z1 TABP | 37** TABP | 53* TABP | BML | BML | BL | BL | ВМ | В |
| 0111 | 7 | sc | DEY | | _ | | | 6 A | 6 LA | 6 TABP | 22 TABP | 38** TABP | 54* TABP | BML | BML | BL | BL | ВМ | В |
| | | | | | | LZ | | 7 A | 7 LA | 7 TABP | 23 TABP | 39** TABP | 55* TABP | | | | | | |
| 1000 | 8 | POF2 | AND | | SNZ0 | 0 LZ | _ | 8 A | 8 LA | 8 TABP | 24 TABP | 40** TABP | 56* | BML | BML | BL | BL | ВМ | В |
| 1001 | 9 | | OR | TDA | - | 1 LZ | | 9 A | 9 LA | 9 TABP | 25 TABP | 41 * * | 57* | BML | BML | BL | BL | ВМ | В |
| 1010 | A | АМ | TEAB | TABE | _ | 2 | _ | 10 | 10 | 10 | 26 | 42** | 58* | BML | BML | BL | BL | ВМ | В |
| 1011 | В | AMC | | _ | _ | LZ 3 | _ | 11 | 11 | TABP | 27 | 43** | 59* | вмь | BML | BL | BL | ВМ | В |
| 1100 | С | TYA | СМА | _ | _ | RB 0 | SB 0 | A 12 | 12 | TABP | TABP 28 | 144** | TABP | BML | BML | BL | BL | ВМ | В |
| 1101 | D | _ | RAR | - | - | RB | SB 1 | A 13 | LA 13 | TABP | TABP | TABP | TABP | BML | BML | BL | BL | вм | В |
| 1110 | Ε | ТВА | TAB | - | - | RB 2 | SB 2 | A 14 | LA 14 | TABP | <u>-</u> | | + | BML | BML | BL | BL | вм | В |
| 1111 | F | _ | TAY | szc | TV1A | RB | SB 3 | A 15 | LA 15 | TABF | | + | 63* | BML | BML | BL | BL | ВМ | В |

The above table shows the relationship between machine language codes and machine language instructions. $D_3 - D_0$ show the low-order 4 bits of the machine language code, and $D_9 - D_4$ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked

The codes for the second word of a two-word instruction are described below.

| | The second word | | | | | | | | |
|------|-----------------|--|--|--|--|--|--|--|--|
| BL | 10 paaa aaaa | | | | | | | | |
| BML | 10 рааа аааа | | | | | | | | |
| BLA | 10 PP00 PPPP | | | | | | | | |
| BMLA | 10 PPOO PPPP | | | | | | | | |
| SEA | 00 0111 nnnn | | | | | | | | |
| SZD | 00 0010 1011 | | | | | | | | |

and*cannot be used at M34550M4A-XXXFP

and*cannot be used at M34550M6A-XXXFP.



| | D ₉ −D₄ | 100000 | 100001 | 100010 | 100011 | 100100 | 100101 | 100110 | 100111 | 101000 | 101001 | 101010 | 101011 | 101100 | 101101 | 101110 | 101111 | 110000 111111 |
|-------------------|----------------------------------------------|--------------|---------------|----------|--------|----------|--------|--------------------------------------------------|--------|------------------|--------|----------|----------|----------|----------|-------------|-----------|------------------|
| D ₃ -\ | Hexa- deci- mal nota- tion | 2 0 | 2 1 | 2 2 | 2 3 | 2 4 | 2 5 | 2 6 | 2 7 | 2 8 | 2 9 | 2 A | 2 B | 2 C | 2 D | 2 E | 2 F | 30 to 3F |
| 0000 | | | T140 4 | | | | | | | SNZT | | | TMA | TAM | XAM | XAMI | XAMD | |
| 0000 | 0 | _ | TW3A | OPUA | | | | IAP0 | | 1 | _ | WRST | 0 | 0 | 0 | o | 0 | LXY |
| | | | | | | | | | | SNZT | | | TMA | TAM | XAM | XAMI | XAMD | |
| 0001 | 1 | _ | | OP1A | | | | IAP1 | | 2 | | _ | 1 | 1 | 1 | 1 | 1 | LXY |
| | | | | | | | | | | SNZT | | | TMA | TAM | XAM | | XAMD | |
| 0010 | 2 | | - | _ | T3AB | | TAMR | IAP2 | TAB3 | 3 | | _ | 2 | 2 | 2 | 2 | 2 | LXY |
| | | | | | | | | | | | | | TMA | TAM | XAM | | XAMD | |
| 0011 | 3 | | _ | <u> </u> | - | - | TAI1 | IAP3 | | - | _ | - | 3 | 3 | 3 | 3 | 3 | LXY |
| | | | | ļ | | | | | | | | | TMA | TAM | XAM | | XAMD | |
| 0100 | 4 | | _ | | _ | | | IAP4 | | | | _ | 4 | 4 | 4 | 4 | 4 | LXY |
| | | <u> </u> | | | | | | | | | | | TMA | TAM | XAM | | XAMD | |
| 0101 | 5 | | _ | _ | _ | - | | | | | - | TPTA | | | | | | LXY |
| | | | | | | | | | | | | | 5 TMA | 5 TAM | 5 XAM | 5 YAMI | 5 XAMD | |
| 0110 | 6 | - | TMRA | _ | | | | | - | | | TR1A | | | | | | LXY |
| | | | | ļ | | | | | | | | | 6 TMA | 6 TAM | 6 | 6 | 6 | |
| 0111 | 7 | | TI1A | - | | _ | | | | | | - | | | XAM | | XAMD | LXY |
| | | | | | | | | ļ | ļ | ļ | | | 7 | 7 | 7 | 7 | 7 | |
| 1000 | 8 | _ | | _ | _ | | | _ | | | STCR | TC1A | AMT | TAM | XAM | XAMI | XAMD | LXY |
| | | | | | | | | | ļ | ļ | | | 8 | 8 | 8 | 8 | 8 | |
| 1001 | 9 | | | l _ | _ | | | | _ | | SPCR | TC2A | TMA | TAM | XAM | XAMI | XAMD | LXY |
| | | | | | | | | | | | | | 9 | 9 | 9 | 9 | 9 | |
| 1010 | A | TL1A | | | | TAL1 | _ | _ | l _ | : <u> </u> | _ | TPAA | TMA | TAM | XAM | XAMI | XAMD | LXY |
| 1010 | | 1217 | | | | 17. | | | | ! | : | .,,,,,, | 10 | 10 | 10 | 10 | 10 | L.X.1 |
| 1011 | В | TL2A | | | _ | TAW1 | _ | | | · | | T1R1 | TMA | TAM | ХАМ | XAMI | XAMD | LXY |
| 1011 | - | ILZA | - | _ | | IAVVI | | | | | | 1161 | 11 | 11 | 11 | 11 | 11 | LAT |
| | | | | | | | | | | | | 200 | TMA | TAM | XAM | XAMI | XAMD | |
| 1100 | С | TL3A | | - | - | TAW2 | | | | | | RC3 | 12 | 12 | 12 | 12 | 12 | LXY |
| | | | | | | | | | | | | | TMA | TAM | XAM | XAMI | XAMD | |
| 1101 | D | TLCA | | _ | _ | TAW3 | | _ | | | | SC3 | 13 | 13 | 13 | 13 | 13 | LXY |
| | | | | | | | | <u> </u> | | | | | TMA | TAM | XAM | | XAMD | |
| 1110 | Ε | TW1A | _ | _ | _ | _ | - | - | _ | _ | | RC4 | 14 | 14 | 14 | 14 | 14 | LXY |
| | | | - | - | | | | | | <u> </u> | | | TMA | TAM | XAM | | XAMD | |
| 1111 | F | TW2A | | - | TR1AB | - | | - | - | - | _ | SC4 | 15 | 15 | 15 | 15 | 15 | LXY |
| | <u>. </u> | <u> </u> | L | | | <u> </u> | | <u> </u> | | | | L | יו | 13 | 10 | 13 | , 13 | |

The above table shows the relationship between machine language codes and machine language instructions. $D_3 - D_0$ show the low-order 4 bits of the machine language code, and $D_9 - D_4$ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "--".

The codes for the second word of a two-word instruction are described below.

| | The s | The second word | | | | | | | | | |
|------|-------|-----------------|--|--|--|--|--|--|--|--|--|
| BL | 10 Pa | аа аааа | | | | | | | | | |
| BML | 10 Pa | aa aaaa | | | | | | | | | |
| BLA | 10 PP | 00 pppp | | | | | | | | | |
| BMLA | 10 PP | 00 PPPP | | | | | | | | | |
| SEA | 00 01 | 1 1 nnnn | | | | | | | | | |
| SZD | 00 00 | 10 1011 | | | | | | | | | |



MACHINE INSTRUCTIONS

| Parameter | | | | - | | ſ | nstruc | tion c | ode | | | | | | r of | r of | | |
|-----------------------------------------|------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------|----------------|----------------|---|--------|-------------|-------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Type of instructions | Mnemonic | D ₉ | D ₃ | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | | adec | imal n | Numbe | Number of cycles | Functions | |
| ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | TAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E | 1 | 1 | (A)←(B) | |
| <u>_</u> | TBA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | E | 1 | 1 | (B)←(A) | |
| ste | TAY | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | F | 1 | 1 | (A)←(Y) | |
| trar | TYA | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | С | 1 | 1 | (Y)←(A) | |
| ē | TEAB | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | Α | 1 | 1 | $(E_7-E_4)\leftarrow (B), (E_3-E_0)\leftarrow (A)$ | |
| gist | TABE | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 2 | A | 1 | 1 | $(B) \leftarrow (E_7 - E_4), (A) \leftarrow (E_3 - E_0)$ | |
| ē | TDA | 0 | 0 | 0 | 0 | 1 | 0 | 1 0 | 0 | 0 | 1 | 0 | 2 | 9 | 1 | 1 | $(DR_2-DR_0)\leftarrow (A_2-A_0)$ | |
| Register to register transfer | TAD | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 5 5 | 1 | 1 | 1 1 | $(A_2-A_0) \leftarrow (DR_2-DR_0), (A_3) \leftarrow 0$ $(A_1, A_0) \leftarrow (Z_1, Z_0)$ | |
| ste | IAC | 0 | v | U | • | U | ' | U | U | | • | " | 5 | 3 | • | ' . | $(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$ | |
| egi | TAX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 5 | 2 | 1 | 1 | (A)←(X) | |
| Œ | TASP | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 5 | 0 | 1 | 1 | $(A_2-A_0) \leftarrow (SP_2-SP_0)$ $(A_3) \leftarrow 0$ | |
| ses | LXY x, y | 1 | 1 | х3 | х2 | X ₁ | x _o | Уз | y ₂ | y 1 | Уо | 3 | x | у | 1 | 1 | $(X) \leftarrow x, x = 0 \text{ to } 15$ $(Y) \leftarrow y, y = 0 \text{ to } 15$ | |
| RAM addresses | LZ z | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Z ₁ | z _o | 0 | 4 | 8 + z | 1 | 1 | $(Z)\leftarrow z$, $z=0$ to 3 | |
| RA | INY DEY | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 3 7 | 1 | 1 | (Y)←(Y)+1 (Y)←(Y)−1 | |
| | TAM j | 1 | 0 | 1 | 1 | 0 | 0 | j | j | j | j | 2 | С | j | 1 | 1 | (A)←(M(DP)) (X)←(X)EXOR(j), j= 0 to 15 | |
| ısfer | XAM j | 1 | 0 | 1 | 1 | 0 | 1 | j | j | j | j | 2 | D | j | 1 | 1 | $(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) \to (X) \to$ | |
| jister trar | XAMD j | 1 | 0 | 1 | 1 | 1 | 1 | j | j | j | j | 2 | F | j | 1 | 1 | $(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) \to (X) \to (X)$ $(Y) \longleftrightarrow (Y) \to (Y) \to (Y)$ | |
| RAM to register transfer | XAMI j | 1 | 0 | 1 | 1 | 1 | 0 | j | j | j | j | 2 | Ε | j | 1 | 1 | $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \in XOR(j), j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$ | |
| ne | TMA j | 1 | 0 | 1 | 0 | 1 | 1 | j | j | j | j | 2 | В | i | 1 | 1 | $(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X) \in XOR(j), j=0 \text{ to } 15$ | |
| | LA n | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 0 | 7 | n | 1 | 1 | (A)←n, However, n= 0 to 15 | |
| Arithmetic operation | TABP p | 0 | 0 | 1 | 0 | p ₅ | P4 | p ₃ | p ₂ | p ₁ | Po | 0 | 8 | р + р | 1 | 3 | $ \begin{array}{l} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PC) + \neg P \\ (PC) \leftarrow (DR_2 - DR_0, A_3 - A_0) \\ (B) \leftarrow (ROM(PC))_7 \text{ to 4} \\ (A) \leftarrow (ROM(PC))_3 \text{ to 0} \\ (PC) \leftarrow (SK(SP)) \\ (SP) \leftarrow (SP) - 1 \\ (Note) \end{array} $ | |
| Arith | AM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | | 0 | 0 | 0 | A | 1 | 1 | (A)←(A)+(M(DP)) | |

Note : p is 0 to 63 for M34550M8A. p is 0 to 47 for M34550M6A. p is 0 to 31 for M34550M4A.



| Skip condition | Carry flag CY | Detailed description |
|------------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | _ | Transfers the contents of register B to register A. |
| | _ | Transfers the contents of register A to register A. Transfers the contents of register A to register B. |
| _ | | Transfers the contents of register Y to register A. |
| | | Transfers the contents of register A to register Y. |
| | _ | Transfers the contents of registers A and B to register E. |
| | _ | Transfers the contents of register E to registers A and B. |
| _ | _ | Transfers the contents of register A to register D. |
| | _ | Transfers the contents of register D to register A. |
| | | Transfers the contents of register Z to register A. |
| | | |
| _ | - | Transfers the contents of register X to register A. |
| | - | Transfers the contents of stack pointer (SP) to register A. |
| | | |
| 0 | | I and the rate of the formed late field to receive V and the rate of the field to receive V |
| Continuous description | _ | Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LYV instructions are continuously coded and executed coly the first LYV instruction is executed and effect. |
| | | When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instruc- |
| | | tions coded continuously are skipped. |
| | _ | Loads the value z in the immediate field to register Z. |
| | | |
| (Y) = 0 | - | Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. |
| (Y) = 15 | - | Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. |
| | | |
| - | _ | After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j |
| | | in the immediate field, and stores the result in register X. |
| - | - | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register |
| | | X and the value i in the immediate field, and stores the result in register X. |
| (Y) = 15 | _ | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register |
| | | X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result |
| | İ | of subtraction, when the contents of register Y is 15, the next instruction is skipped. |
| (Y) = 0 | | After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register |
| | | X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of |
| | İ | addition, when the contents of register Y is 0, the next instruction is skipped. |
| _ | _ | After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j |
| | | in the immediate field, and stores the result in register X. |
| | | A second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second |
| Continuous description | - | Loads the value n in the immediate field to the register A. |
| | | When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions |
| | | coded continuously are skipped. |
| | | Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ |
| |] | A ₂ A ₁ A ₀) specified by registers A and D in page p. |
| | | When this instruction is executed, 1 stage of stack register is used. |
| 1 | | |
| | | |
| | | |
| | | |
| | | Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged. |
| | _ | Audo life Contents of MICE? to register A. Stores the resont in register A. The Contents of Carry hay of Fernants unchanged. |
| manufact of the | | |
| | | |
| | | |
| | | |
| | L | |



| Parameter | | Instruction code | | | | | | | | | | | | | | | |
|----------------------|-------------|------------------|----------------|----------------|------------------|-----------------------|-----------------------|-----------------------|----------------|----------------|----------------|-------------|------|--------|-------------------|---------------------|-----------------------------------------------------------------------------------------------------------------|
| | Mnemonic | | | | | 1 | nstruc | tion c | ode | | | | | | ds of | er of | Functions |
| Type of instructions | Minemonic | D ₉ | D ₈ | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | ٥٥ | Hex | adec | | Number o words | Number of cycles | FUNCTIONS |
| | AMC | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | В | 1 | 1 | (A)←(A)+(M(DP))+(CY) (CY)←Carry |
| _ | An | 0 | 0 | 0 | 1 | 1 | 0 | n | n | n | n | 0 | 6 | n | 1 | 1 | (A)←(A)+n |
| Arithmetic operation | | | | | | | | | | | | | | | | | However, n= 0 to 15 |
| oper | AND | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 8 | 1 | 1 | (A)+-(A) AND (M(DP)) |
|) E | OR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 9 | 1 | 1 | (A)←(A) OR (M(DP)) |
| E | SC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 7 | 1 | 1 | (CY)←1 |
| ŧ | RC . | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 6 | 1 | 1 | (CY)←0 (CY) = 0.3 |
| ∢ | SZC | 0 | 0 | 0 | 0 | 1 0 | 0 | 1 | 1 | 1 0 | 1 | 0 | 2 | F C | 1 | 1 | (CY) = 0? $(A) \leftarrow (\overline{A})$ |
| | CMA RAR | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | ı | 0 | 1 | D | 1 | 1 | (A) + (A) (CY) + (A ₃ A ₂ A ₁ A ₀) |
| | nan | U | U | U | U | Ü | , | | , | Ü | ١ | U | 1 | U | ' | , | - Li Light Linguistica |
| | SB j | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | i | j | 0 | 5 | С | 1 | 1 | (Mj(DP))←1 |
| 5 | | | | | | | | | | | | | | + j | | | j= 0 to 3 |
| operation | RB j | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | j | Í | 0 | 4 | С | 1 | 1 | (Mj(DP))+-0 |
| 8 | | | | | | | | | | | | | | + j | | | j= 0 to 3 |
| Bit | SZB i | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | j | j | 0 | 2 | j | 1 | 1 | (Mj(DP))=0? |
| | 025) | | • | Ū | Ū | • | Ū | · | ŭ | | • | | - | , | ľ | | j= 0 to 3 |
| Comparison operation | SEAM | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 2 | 6 | 1 | 1 | (A)=(M(DP))? |
| par | SEA n | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 2 | 5 | 2 | 2 | (A)=n? |
| Com | | 0 | 0 | 0 | 1 | 1 | 1 | n | n | n | n | 0 | 7 | n | | | However, n== 0 to 15 |
| | Ва | 0 | 1 | 1 | a ₆ | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | ao | 1 | 8 | a | 1 | 1 | (PC _L)←a ₆ −a ₀ |
| | | | | | | | | | | | | | | a | | | |
| 5 | BL p, a | 0 | 0 | 1 | 1 | 1 | p ₄ | p_3 | P ₂ | p, | po | 0 | E | p | 2 | 2 | (PC _H)←p |
| Branch operation | | | | | | | | | | | | | | þ | | | (PC _L)←a ₆ −a ₀ (Note) |
| 96 | | 1 | 0 | p ₅ | \mathbf{a}_{6} | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | a _o | 2 | p | a | | | (|
| <u>.</u> | | | - | -3 | 0 | 3 | | -5 | | | 0 | | | + | | | |
| L B | DI A | | | ^ | | ^ | , | ^ | | ^ | 0 | 0 | 1 | а 0 | , | 2 | (BC) |
| 6 | BLAp | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | U | ' | U | 2 | 2 | (PC _H)←p (PC _L)←(DR ₂ −DR ₀ , A ₃ −A ₀) |
| | | | | | | | | | | | | ŀ | | | , | | (Note) |
| | | 1 | 0 | p ₅ | p ₄ | 0 | 0 | P ₃ | p ₂ | p ₁ | Po | 2 | р | р | - | ļ | |
| | ВМа | 0 | 1 | 0 | a ₆ | a ₅ | a ₄ | a ₃ | a ₂ | a ₁ | \mathbf{a}_0 | 1 | а | а | 1 | 1 | (SP)←(SP)+1 (SK(SP))←(PC) |
| | | | | | | | | | | | | | | | | | $(PC_H)\leftarrow 2$, $(PC_L)\leftarrow a_6-a_0$ |
| | BML p, a | 0 | 0 | 1 | 1 | 0 | p ₄ | p_3 | p_2 | ₽ſ | Po | 0 | С | p | 2 | 2 | (SP)+(SP)+1 (SV(SP))-(PC) |
| ion | | | | | | | | | | | | 1 | | p p | ļ | | (SK(SP))←(PC) (PC _H)←p, (PC _L)←a ₆ −a ₀ |
| 3rat | | | | | | | | | | | | | | | | | (Note) |
| do | | 1 | 0 | p ₅ | a_6 | a 5 | a ₄ | a_3 | a ₂ | a ₁ | \mathbf{a}_0 | 2 | . b | а + | | | |
| jue jue | | | | | | | | | | | | | | a | | | |
| Subroutine operation | BMLA p | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 3 | 0 | 2 | 2 | (SP)+-(SP)+1 (SK(SP))+-(PC) |
| Sub | | 1 | 0 | p ₅ | p ₄ | 0 | 0 | p ₃ | p_2 | p ₁ | ро | 2 | р | р | | | (PC _H)←p |
| | | | | | | | | | . ~ | | | | | | | | (PC _L) ← (DR ₂ − DR ₀ , A ₃ − A ₀) (Note) |
| 1 | | | | | | | | | | | | | | | - | | |
| | | | | | | | | | | | | | | | Ì | | |
| | | | | | | | | | | | | | | | _ | | · · · · · · · · · · · · · · · · · · · |

Note : p is 0 to 63 for M34550M8A. p is 0 to 47 for M34550M6A. p is 0 to 31 for M34550M4A.



| | Τ . | |
|----------------------------------------------------------------------------------------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Skip condition | Carry flag CY | Detailed description |
| - | 0/1 | Adds the contents of M(DP) and the contents of carry flag CY to register A. Stores the result in register A and carry flag CY. |
| Overflow= 0 | _ | Adds the value n in the immediate field to register A. |
| | | The contents of carry flag CY remains unchanged. |
| | | Skips the next instruction when there is no overflow as the result of operation. |
| | - | Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| _ | - | Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A. |
| | 1 | Carry flag CY is set to 1. |
| | 0 | Carry flag CY is cleared to 0. |
| (CY)=0 | _ | Skips the next instruction when the contents of carry flag CY is 0. |
| _ | | Stores the one's complement for register A's contents in register A. |
| | 0/1 | Rotates 1 bit of the contents of register A including the contents of the carry flag CY to the right. |
| | _ | Sets (1) to the contents of bit j (bit specified by the value j in the immediate field) of M(DP). |
| - | - | Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP). |
| (Mj(DP))=0, j=0 to 3 | _ | Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0". |
| (A)=(M(DP)) | | Skips the next instruction when the contents of register A is equal to the contents of M(DP). |
| (A)=n | _ | Skips the next instruction when the contents of register A is equal to the value n in the immediate field. |
| de la constantina de la constantina de la constantina de la constantina de la constantina de la constantina de | _ | Branch within a page: Branches to address a in the identical page. |
| _ | | Branch out of a page : Branches to address a in page p. |
| - | | Branch out of a page : Branches to address (address DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers D and A in page p. |
| | _ | Call the subroutine in page 2 : Calls the subroutine at address a in page 2. |
| · _ | - | Call the subroutine: Calls the subroutine at address a in page p. |
| - | | Call the subroutine : Calls the subroutine at address (address $DR_2 DR_1 DR_0 A_3 A_2 A_1 A_0)_2$ specified by registers A and D in page p. |
| | 1 | <u> </u> |



| Parameter | | Instruction code | | | | | | | | | | | | | | | |
|---------------------|------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|------|--------|---------|--------------------|------------------|--------------------------------------------------------------------------------------------------------------|
| | Mnemonic | | | | | | ristruc | HOR C | oue | ., | | Γ | | | Number of words | Number of cycles | Functions |
| Type of instruction | | D ₉ | D ₈ | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | Hexa | otatio | | En 3 | Nun S | |
| eration | RTI | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 4 | 6 | - 1 | 1 | (PC)←(SK(SP)) (SP)←(SP)−1 |
| Return operation | RT | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 4 | 4 | 1 | 2 | (PC)←(SK(SP)) (SP)←(SP)−1 |
| Ret | RTS | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 4 | 5 | 1 | 2 | (PC)+(SK(SP)) (SP)+(SP)-1 |
| ç | DI | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 | 1 | 1 | (INTE)← 0 |
| Interrupt operation | EI SNZ0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 1 | 1 | 0 | 1 0 | 0 | 0 3 | .5 8 | 1 | 1 | (INTE) ← 1 (EXF0) = 1 ? |
| je d | 01420 | ľ | Ū | Ŭ | Ü | • | | • | v | Ů | Ů | ľ | - | • | ' | ' | After skipping (EXF0)←0 |
| t t | TV1A | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 3 | F | 1 | 1 | (V1)←(A) |
| 1 | TITA | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2 | 1 | 7 | 1 | 1 | (i1)←(A) |
| l de | TAV1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 5 | 4 | 1 | 1 | (A)←(V1) |
| - | TAI1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 2 | 5 | 3 | 1 | 1 | (A)←(I1) |
| | TW1A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 2 | 0 | Ε | 1 | 1 | (W1)←(A) |
| | TW2A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 0 | F | 1 | 1 | (W2)←(A) |
| | TW3A | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Ö | 2 | 1 | 0 | 1 | 1 | (W3)←(A) |
| | TAW1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 2 | 4 | В | 1 | 1 | (A)←(W1) |
| | TAW2 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 2 | 4 | С | 1 | 1 | (A)←(W2) |
| <u>5</u> | TAW3 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 . | 1 | 2 | 4 | D | 1 | 1 | (A)←(W3) |
| Timer operation | T3AB | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 2 | 3 | 2 | 1 | 1 | $(R3_7-R3_4)\leftarrow(B), (T3_7-T3_4)\leftarrow(B)$ $(R3_3-R3_0)\leftarrow(A), (T3_3-T3_0)\leftarrow(A)$ |
| 5 | T1R1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 2 | Α | В | 1 | 1 | (T1)←(R1) |
| Ĕ | TR1AB | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 3 | F | 1 | 1 | (R1 ₇ —R1 ₄)←(B), (R1 ₃ —R1 ₀)←(A) |
| - | TR1A | 1 | Ō | 1 | 0 | 1 | 0 | 0 | 1 | 7 | 0 | 2 | A | 6 | 1 | 1 | (R1 ₈)←(A ₀) |
| | TAB3 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 2 | 7 | 2 | 1 | 1 | $(B) \leftarrow (T3_7 - T3_4), (A) \leftarrow (T3_3 - T3_0)$ |
| | SNZT1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 8 | 0 | 1 | 1 | (T1F)=1 ? After skipping (T1F)←0 |
| | SNZT2 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 | 8 | 1 | 1 | 1 | (T2F)=1 ? After skipping (T2F)← 0 |
| <u></u> | SNZT3 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | 8 | 2 | 1 | 1 | (T3F)=1 ? After skipping (T3F)←0 |
| 1 | IAP0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | Ô | 0 | 0 | 2 | 6 | 0 | 1 | 1 | (A)←(P0) |
| ŀ | IAP1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 2 | 6 | 1 | 1 | 1 | (A)←(P1) |
| | IAP2 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 2 | 6 | 2 | 1 | 1 | (A)←(P2) |
| } | IAP3 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 2 | 6 | 3 | 1 | 1 | $(A_1, A_0) \leftarrow (P3_1, P3_0)$ $(A_3, A_2) \leftarrow 0$ |
| 1 | IAP4 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 2 | 6 | 4 | 1 | 1 | (A)←(P4) |
| ۶ | CLD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | (D)←1 |
| operation | RD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 4 | 1 | 1 | $(D(Y)) \leftarrow 0 \ (Y) = 0 \ \text{to } 12$ |
| je d | SD | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 5 | 1 | 1 | $(D(Y)) \leftarrow 1 \ (Y) = 0 \ \text{to } 12$ |
| | SZD | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1. | 0 | 0 | 0 | 2 | 4 | 2 | 2 | (D(Y)) = 0? $(Y) = 8$ to 10 |
| Input/Output | | 0 | σ | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 2 | В | İ | | |
| Į į | | 1 | | | | | | | | | | | | | | } | (P0)←(A) |
| T T | OP0A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 | 2 | 0 | 1 | 1 | (P1)←(A) |
| <u> </u> | OP1A | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 2 | 2 | 1 | 1 | 1 | |
| | | | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | | | |



| Skip condition | Carry flag CY | Detailed description |
|--------------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| _ | | Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY |
| _ | _ | Instruction, registers A and B to the states just before interrupt. Fieturns from subroutine to the routine called the subroutine. |
| Skip at uncondition | - | Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition. |
| | - | Clears (0) to the interrupt enable flag INTE, and disables the interrupt. |
| (EXF0)=1 | | Sets (1) to the interrupt enable flag INTE, and enables the interrupt. Skips the next instruction when the contents of EXF0 flag is "1". |
| (EXIO)—1 | | After skipping, clears the EXF0 flag. |
| _ | | Transfers the contents of register A to interrupt control register V1. |
| _ | _ | Transfers the contents of register A to interrupt control register /1. |
| _ | | Transfers the contents of interrupt control register V1 to register A. |
| | - | Transfers the contents of interrupt control register I1 to register A. |
| _ | _ | Transfers the contents of register A to timer control register W1. |
| - | - | Transfers the contents of register A to timer control register W2. |
| _ | | Transfers the contents of register A to timer control register W3. |
| _ | _ | Transfers the contents of timer control register W1 to register A. |
| _ | - | Transfers the contents of timer control register W2 to register A. |
| _ | - | Transfers the contents of timer control register W3 to register A. |
| _ | _ | Transfers the contents of registers A and B to timer 3 and the reload register R3. |
| _ | - | Transfers the reload register value to timer 1. |
| _ | - | Transfers the contents of registers A and B to reload register R1. |
| _ | | Transfers the contents of register A to reload register R1. |
| <u> </u> | | Transfers the contents of timer 3 to registers A and B. |
| (T1F)= 1 | _ | Skips the next instruction when the contents of T1F flag is "1". Clears the T1F flag after skipping. |
| (T2F)=1 | | Skips the next instruction when the contents of T2F flag is "1". Clears the T2F flag after skipping. |
| (T3F)= 1 | _ | Skips the next instruction when the contents of T3F flag is "1". Clears the T3F flag after skipping. |
| _ | _ | Transfers input to port P0 to register A. |
| l I | _ | Transfers input to port P1 to register A. Transfers input to port P2 to register A. |
| | _ | Transfers input to port P2 to register A. Transfers input to port P3 to register A. |
| | | The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s |
| - | - | Transfers input to port P4 to register A. |
| _ | - | Sets (1) port D. |
| _ | - | Clears (0) to a bit of port D specified by register Y. |
| _ | - | Sets (1) a bit of port D specified by register Y. |
| (D(Y)) = 0, (Y) = 8 to 10 | - | When the contents of a bit of port D specified by register Y is "0", skips the next instruction. |
| | _ | Outputs the contents of register A to port P0. |
| | _ | Outputs the contents of register A to port P1. |
| | | |
| | | |
| | | |
| | | |



mitsubishi microcomputers 4550 Group

| Parameter | Mnemonic | | | | ı | nstruc | ction o | ode | | | | | | er of ds | Number of cycles | Functions | |
|--------------------------------------------|-----------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----|------|-------------|------------------|-----------|------------------------------------------------------|
| Type of instructions | Minemonic | D ₉ | D ₈ | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | Do | 1 | adec | imal on | Number words | Numb | Functions |
| - | TL1A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 2 | 0 | A | 1 | 1 | (L1)←(A) |
| LCD control operation | TAL1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 2 | 4 | Α | 1 | 1 | (A)←(L1) |
| S ta | TL2A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 2 | 0 | В | 1 | 1 | (L2)←(A) |
| 요함 | TL3A | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 2. | 0 | С | 1 | 1 | (L3)←(A ₀) |
| 3 | TLCA | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 2 | 0 | D | 1 | 1 | (LC)←(A) |
| | TPTA | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 2 | Α | 5 | 1 | 1 | (PT)←(A ₁ , A ₀) |
| g . | TC1A | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 2 | Α | 8 | 1 | 1 | (C1)←(A) |
| rat c | TPAA | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 2 | Α | Α | 1 | 1 | (PA)←(A) |
| g i | RC3 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 2 | Α | С | 1 | 1 | (C3)←0 |
| Multi-carrier generating circuit operation | SC3 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 2 | Α | D | 1 | 1 | (C3)←1 |
| rier o r | RC4 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 2 | Α | Ε | 1 | 1 | (C4)←0 |
| cui | SC4 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 2 | Α | F | 1 | 1 | (C4)←1 |
| ₽₽ | STCR | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 2 | 9 | 8 | 1 | 1 | Carrier wave generating start |
| ž | SPCR | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 2 | 9 | 9 | 1 | 1 | Carrier wave generating stop |
| _ | TC2A | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1. | 2 | A | 9 | 1 | 1 | (C2)←(A ₁ , A ₀) |
| | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | (PC)←(PC)+1 |
| | POF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 | 1 | 1 | Power down 1 |
| Other operation | POF2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 | 1 | 1 | Power down 2 |
| ther op | SNZP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 3 | 1 | 1 | (P)=1? |
| Ιō | TMRA | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 2 | 1 | 6 | 1 | 1 | $(MR_2-MR_0)\leftarrow (A_2-A_0)$ |
| | TAMR | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 2 | 5 | 2 | 1 | 1 | $(A_2-A_0)\leftarrow (MR_2-MR_0), (A_3)\leftarrow 0$ |
| | WRST | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 | Α | 0 | 1 | 1 | (WDF)←0 |



| Skip condition | Carry flag CY | Detailed description |
|----------------|---------------|---------------------------------------------------------------------------|
| _ | _ | Transfers the contents of register A to LCD control register L1. |
| _ | - | Transfers the contents of LCD control register L1 to register A. |
| - | - | Transfers the contents of register A to LCD control register L2. |
| _ | - | Transfers the contents of register A to LCD control register L3. |
| _ | - | Transfers the contents of register A to LC counter and reload register. |
| | _ | Transfers the contents of register A to compensation control timer PT. |
| _ | | Transfers the contents of register A to data control register C1. |
| _ | - | Transfers the contents of register A to preset register PA. |
| _ | - | Clears (0) the output control flag C3 and disables carrier wave output. |
| _ | - | Sets (1) the output control flag C3 and enables carrier wave output. |
| _ | | Clears (0) to data of data control flag C4. |
| _ | - | Sets (1) to data of data control flag C4. |
| _ | - | Starts generating of carrier wave. |
| _ | _ | Stops generating of carrier wave. |
| _ | - | Transfers the contents of register A to compensation control register C2. |
| | _ | No operation |
| | - | Puts the system in power down 1 state (clock operating mode) |
| | | $f(X_{C N})$ oscillation, LCD, timer 2 and timer 3 can be used. |
| _ | - | Puts the system in power down 2 state (RAM back-up mode). |
| | | Oscillations are all stopped. |
| (P)=1 | - | Skips the next instruction when the contents of P flag is "1". |
| | | After skipping, the contents of P flag remains unchanged. |
| | _ | Transfers the contents of register A to clock control register MR. |
| - | - | Transfers the contents of clock control register MR to register A. |
| - | - | Clears watchdog flag WDF. |



CONTROL REGISTERS

| | Interrupt control register V1 | | at rese | t: 0000 ₂ | at power down: 0000 ₂ | R/W | | | | |
|-----------------|-----------------------------------------------------------|-----------------|---------------------------------------------------|------------------------------------------------|-----------------------------------|-----|--|--|--|--|
| V1 ₃ | Not used | 0 | This bit I | has no function, but I | D/M/ is smalled | | | | | |
| V 13 | NOI USEO | 1 | This Oil I | nas no function, but i | n/w is enabled. | | | | | |
| | Timer 3 | 0 | 0 Interrupt disabled (SNZT3 instruction is valid) | | | | | | | |
| V1 ₂ | interrupt enable bit | 1 | Interrupt enabled (SNZT3 instruction is invalid) | | | | | | | |
| V1 ₁ | Timer 1 | 0 | Interrupt disabled (SNZT1 instruction is valid) | | | | | | | |
| V 1 1 | interrupt enable bit | 1 | Interrupt | enabled (SNZT1 in | struction is invalid) | | | | | |
| V1 ₀ | External | 0 | Interrupt | disabled (SNZ0 ins | truction is valid) | | | | | |
| ¥ 10 | interrupt enable bit | 1 | Interrupt | enabled (SNZ0 inst | truction is Invalid) | | | | | |
| | Interrupt control register I1 | | at rese | et: 0000 ₂ | at power down : state retained | R/W | | | | |
| | P3 ₀ /iNT pin | 0 | Dynamic | pull-up disabled | | | | | | |
| 113 | dynamic pull-up control bit | 1 | Dynamic | pull-up enabled | | | | | | |
| | P3 ₀ /INT pin | 0 | Return fr | rom power down sta | te by inputting "L" level | | | | | |
| 112 | return input level selection bit | 1 | Return fr | rom power down stat | te by inputting "H" level | | | | | |
| | P3 ₁ pin | 0 | | | | | | | | |
| 11, | pull-up transistor control bit | 1 | 1 ON | | | | | | | |
| | P3 ₀ /INT pin | 0 | OFF | | | | | | | |
| 110 | pull-up transistor control bit | 1 | ON | | | | | | | |
| | Clock control register MR | | at rese | et: 000 ₂ | at power down: state retained | R/W | | | | |
| | | 0 | T | | | L | | | | |
| MR₂ | Not used | 1 | This bit ! | has no function, but | R/W is enabled. | | | | | |
| | | 0 | Oscillati | on enabled | | | | | | |
| MR ₁ | f(X _{IN}) clock oscillation circuit control bit | 1 | Oscillati | on disabled | | | | | | |
| | | 0 | f(X _{IN}) | | | | | | | |
| MR _d | System clock selection bit | 1 | f(X _{CIN}) | | | | | | | |
| | Timer control register W1 | | at rese | et : 0000 ₂ | at power down : 0000 ₂ | R/W | | | | |
| | Timer 1 | 0 | Prescale | er output (ORCLK) | | L | | | | |
| W1 ₃ | count source selection bit | 1 | Multi-ca | rrier output (CARR) | | | | | | |
| | Timer 1 | 0 | | | | | | | | |
| W1 ₂ | control bit | 1 Operating | | | | | | | | |
| | | W1 ₁ | W1 ₀ | | Frequency dividing ratio | | | | | |
| W1 ₁ | Prescaler frequency dividing ratio selection bits | 0 | 0 | Prescaler stop (res | set state) | | | | | |
| | | 0 | 1 | f(X _{IN}) or f(X _{CIN}) di | vided by 2 (Note 2) | | | | | |
| 14/4 | | 1 | 0 | | vided by 4 (Note 2) | | | | | |
| W1 ₀ | | 1 | 1 | f(X _{IN}) or f(X _{GIN}) di | | | | | | |

Notes 1. "R" represents read enabled, and "W" represents write enabled.

2. The signal in $f(X_{IN})$ or $f(X_{CIN})$ selected as system clock is used.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

| | Timer control register W2 | | at rese | et: 0000 ₂ | at power down : state retained | R/W | | |
|-----------------|---------------------------------------------------------|----------|----------------------|----------------------------------------------|-------------------------------------------------------|-----|--|--|
| 11/0 | Timer 3 | 0 | Stop (st | ate retained) | L , | | | |
| W2 ₃ | control bit | . 1 | Operation | ng | | | | |
| | Timer 3 | 0 | Timer 2 | underflow signal | | | | |
| W2 ₂ | count source selection bit | 1 | Prescale | er output (ORCLK) | | | | |
| | Timer 2 | 0 | Stop (re | set state) | | | | |
| W2 ₁ | control bit | 1 | Operation | ng | | | | |
| | Timer 2 | 0 | f(X _{CIN}) | | | | | |
| W2 ₀ | count source selection bit | 1 | Prescale | er output (frequency | divided by 8 output) | | | |
| | Timer control register W3 | | at rese | et: 0000 ₂ | at power down : state retained | R/W | | |
| | BEEP | 0 | Output s | stop | L | | | |
| W3 ₃ | output control bit | 1 | Output | | | | | |
| | | 0 | Not use | đ | | | | |
| W3 ₂ | Watchdog timer control bit | 1 | Used | | | | | |
| | | W3, | <u> </u> | | Frequency dividing ratio | | | |
| W3 ₁ | BEEP, LCD clock frequency dividing circuit control bits | | 0 | Stop | | | | |
| | 200 P | 0 | 1 | Timer 2 intermediate | underflow (frequency divided by 16 outp | ut) | | |
| | | 1 | | | underflow (frequency divided by 16 output) divided by | | | |
| W3 ₀ | | | 1 | | underflow (frequency divided by 16 output) | | | |
| | Carrier wave data control register C1 | | | et: 0000 ₂ | at power down: 0000 ₂ | w | | |
| | | 0 | 1 | pensation | L | L | | |
| C1 ₃ | Carrier wave data compensation control bit | 1 | - | pensation | | | | |
| | | C12 (| C1, C1 ₀ | | The number of connection bits | | | |
| C1 ₂ | Carrier wave data register connection control bits | | 00 | 2-bit connection (P | | | | |
| | | <u> </u> | 0 1 | 3-bit connection (P | | | | |
| C1, | | h | 1 0 | 4-bit connection (P | | | | |
| , | | | 11 | 5-bit connection (P | | | | |
| C1 ₀ | | | 0.0 | | (PAL-PA3 are used) | | | |
| 0.0 | | | mbinations | Not available | | | | |
| | Carrier wave compensation control register C2 | - | at res | set: 00 ₂ | at power down: 00 ₂ | w | | |
| | | 0 | Automat | ic stop function not u | ead | | | |
| C2, | Carrier wave automatic stop function control bit | 1 | + | ic stop function used | | | | |
| | | 0 | | pensated | | | | |
| C2 ₀ | Carrier wave compensation control bit | 1 | Comper | | | | | |
| | Carrier wave output control flag C3 | | <u> </u> | set : 0 ₂ | at power down: 02 | w | | |
| | | | | | | 1 | | |
| C3 | (Carrier wave output control) | 0 1 | | wave output disabled wave output (SC3 in: | f (RC3 instruction execution) | | | |
| | Carrier wave data control flag C4 | · | | set: 0 ₂ | at power down: 02 | w | | |
| | | | 000 | dota -1 / * | DC4 instruction auxti\ | 1 | | |
| C4 | Carrier wave data control | 0 | | | RC4 instruction execution) | | | |
| | Garrier wave data control | | | wave data set (SC4) | (SC4 instruction execution) | | | |
| | Carrier wave generating control flag CR | | at re | set : 0 ₂ | at power down: 0 ₂ | W | | |
| ^P | Carrier ways generating control | 0 | Carrier | wave generating stop | (SPCR instruction execution). | | | |
| CR | Carrier wave generating control | 1 | Carrier | wave generating star | 1 (STCR instruction execution) | | | |

Note "R" represents read enabled, and "W" represents write enabled.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

| | LCD control register L1 | | at reset | : 00002 | at power down: state retained | R/W | | | | |
|-----------------|------------------------------------------------------------------------------------------------|-----------------|--------------------------------------------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--|--|--|--|
| | LOD | 0 | 0 Connecting internal dividing resistor to LCD power circuit | | | | | | | |
| L1 ₃ | LCD power supply dividing resistor control bit | 1 | Disconne | cting internal dividi | ng resistor from LCD power circuit | | | | | |
| | , de allassi. | 0 | OFF | | | | | | | |
| L1 ₂ | LCD ON/OFF bit | 1 | ON | | CONTROL AND A CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL OF CONTROL | | | | | |
| | LCD duty and bias selection bits | L1 ₁ | L1 ₀ | Duty | Bias | | | | | |
| L1, | | 0 | 0 | | Not available. | | | | | |
| | | 0 | 1 | 1/2 | 1/2 | | | | | |
| L1 ₀ | | 1 | 0 | 1/3 | 1/3 | | | | | |
| | | 1 | 1 | 1/4 | 1/3 | | | | | |
| | LCD control register L2 | | at reset | : 00002 | at power down : state retained | 8 | | | | |
| L2 ₃ | SEG ₃₉ /P4 ₃ pin function switch bit | 0 | SEG ₃₉ | | | | | | | |
| L43 | SEG ₃₉ /P4 ₃ pin function switch bit | 1 | P4 ₃ | | | | | | | |
| | DEC /D4 air typetler gridteb hit | 0 | SEG ₃₈ | | | | | | | |
| L2 ₂ | SEG ₃₈ /P4 ₂ pin function switch bit | 1 | P4 ₂ | | | | | | | |
| | OFO (DA -i- 6-retire evillable) | 0 | SEG ₃₇ | | | | | | | |
| L2 ₁ | SEG ₃₇ /P4 ₁ pin function switch bit | 1 | P4 ₁ | | | | | | | |
| | SEG ₃₆ /P4 ₀ pin function switch bit | 0 | SEG ₃₆ | | | | | | | |
| L2 ₀ | 32038/P40 pin function switch oit | 1 | P4 ₀ | | | | | | | |
| | LCD control register L3 | | at res | et : 0 ₂ | at power down : state retained | w | | | | |
| | | 0 | D ₁₂ , D ₁₁ | | 4 | | | | | |
| L3 | D ₁₂ , D ₁₁ /V _{LC2} , V _{LC1} pin function switch bit | 1 | VLC2, VLC | 1 | | | | | | |

Note "R" represents read enabled, and "W" represents write enabled.



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Rating | Unit |
|-----------------|----------------------------------------------------------------------|-----------------------------------------|-------------------------------|------|
| V _{DD} | Supply voltage | | -0.3 to 7 | V |
| Vı | Input voltage P0, P1, P2, D8-D10, P3, P4, RESET, XIN, XCIN | | -0.3 to V _{DD} +0.3 | V |
| Vt | Input voltage V _{LC1} , V _{LC2} , V _{LC3} | | -0.3 to $V_{DD}+0.3$ | V |
| Vo | Output voltage P0, P1, D, RESET | Output transistors in the cut-off state | -0.3 to V _{DD} +0.3 | V |
| Vo | Output voltage CARR, Xout, Xcout | | -0.3 to V _{DD} +0.3 | V |
| Vo | Output voltage SEG, COM | | -0.3 to V _{LC3} +0.3 | V |
| Pd | Power dissipation | | 300 | mW |
| Topr | Operating temperature range | | -20 to 70 | ొ |
| Tstg | Storage temperature range | | -40 to 125 | င |

RECOMMENDED OPERATING CONDITIONS (Ta=-20°C to 70°C, Vpp=2. 2V to 3. 6V, unless otherwise noted)

| Combal | Parameter | Conditions | | Limits | | |
|------------------------|------------------------------------------------------------------|----------------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|------|
| Symbol | | | Min. | Typ. | Max. | Unit |
| V _{DD} | Supply voltage | f(X _{IN})=1.6MHz | 2. 2 | | 3.6 | V |
| VRAM | RAM back-up voitage (at RAM back-up mode) | | 2.0 | | 3.6 | V |
| V _{SS} | Supply voltage | | | 0 | | V |
| V _{LC3} | Supply voltage for LCD (Note 1) | | 2.2 | | 3, 6 | V |
| V _{IH} | "H" level input voltage P0, P1, P2, P3, P4, D8-D10 | | 0.8V _{DD} | | VDD | V |
| ViH | "H" level input voltage X _{IN} | | 0.7V _{DD} | | V _{DD} | V |
| V _{IH} | "H" level input voltage RESET | | 0.85V _{DD} | 0.7V _{DD} V _{DD} 0.85V _{DD} V _{DD} 0.8V _{DD} V _{DD} 0 0.3V _{DD} 0 0.3V _{DD} 0 0.3V _{DD} 0 0.3V _{DD} 0 0.2V _{DD} | | |
| ViH | "H" level input voltage INT | V ₀₀ =3.0V | 0.8V _{DD} | 0. 8V _{DD} V _{DD} 0 0. 3V _{DD} 0 0. 3V _{DD} | | V |
| VIL | "L" level input vo tage P0, P1, P2, P3, P4, D8-D10 | V ₀₀ -3.0V | 0 | | 0.3Vpp | V |
| VIL | "L" level input voltage X _{IN} | | 0 | | 0.3V _{DD} | ٧ |
| VIL | "L" level input voltage RESET | | 0 | | 0.3V _{DD} | ٧ |
| V _{IL} | "L" level input voltage INT | | 0 | | 0.2V _{DD} | V |
| | "L" level peak output current P0, P1, D0-D7, | | | | | |
| loc(peak) | D ₁₀ D ₁₂ , CARR, RESET | | | | 4 | mA |
| I _{OL} (peak) | | | | | 24 | mA |
| OLKPOMIT | "L" level average output current P0, P1, D0-D7, | | | ············ | | |
| l _{OL} (avg) | D ₁₀ D ₁₂ , CARR, RESET | | | | 2 | mΑ |
| loL(avg) | "L" level average output current D ₈ , D ₉ | | | | 12 | mA |
| I _{OH} (peak) | "H" level peak output current CARR | | -30 | | | mA |
| I _{OH} (avg) | "H" level average output current CARR | | -15 | | | mA |
| f(X _{IN}) | t(X _{IN}) clock frequency | with a ceramic resonator | | | 1.6 | MHz |
| f(X _{IN}) | 1(X _{IN}) clock frequency (Note 2) | with external clock input | | | 800 | kHz |
| f(X _{CIN}) | f(X _{CIN}) clock frequency (Note 3) | with a quartz-crystal oscillator | 32 | | 50 | kHz |

Note 1 . at 1/2 bias : V_{LC1}=V_{LC2}=1/2 · V_{LC3} at 1/3 bias : V_{LC1}=1/3 · V_{LC3}, V_{LC2}=2/3 · V_{LC3} 2 . External clock duty is 30% to 70%.

3. External clock cannot be used as f(X_{CIN}) clock.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

ELECTRICAL CHARACTERISTICS (Ta=-20°C to 70°C, V_{DD}=3V, unless otherwise noted)

| Symbol | P | arameter | Test conditions | | Limits | | Unit |
|---------------------------------|----------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|----------|--------|------|------|
| | | | , our conditions | Min. | Тур. | Max. | Unit |
| Vol | | cutput voltage P0, P1, D ₀ -D ₇ , D ₁₀ -D ₁₂ , D ₁₀ -D ₁₂ , CARR, RESET | | | | 0.9 | v |
| VoL | "L" level output voltage I | D ₈ , D ₉ | I _{OL} =12mA | | | 1.5 | V |
| V _{OH} | "H" level input current PO P1 P2 P3 P4 Da-Dag | | I _{OH} =-7mA | 1.0 | | | V |
| l _{IH} | | | V _i =V _{DD} (No | te 1) | | 1 | μΑ |
| IIL | "L" level input current P2 | P, P3, P4, D ₈ -D ₁₀ , RESET | V _i =0V (No | te 1) —1 | | | μΑ |
| loz | Output current at off-state | ∋ D ₀ —D ₇ | V _O =V _{DD} | | | 1 | μΑ |
| | | at active high-speed mode | $f(X_{IN})=1 MHz$ $f(X_{CIN})=32kHz$ | | 1 | 2 | mA |
| | at active low-speed mode at active low-speed mode at power down 1 mode (LCD operation) at power down 2 mode | $f(X_{IN}) = 500 \text{kHz}$ $f(X_{CIN}) = 32 \text{kHz}$ | | 0.5 | 1.0 | m# | |
| | | at active low-speed mode | $f(X_{IN})=Stop$ $f(X_{CIN})=32kHz$ | | 20 | 50 | μP |
| I _{DD} | | 1 . | $f(X_{IN}) = Stop$ $f(X_{CIN}) = 32kHz$ $T_a = 25^{\circ}C$ | | 4. | 10 | μА |
| | | (LCD operation) | f(X _{IN})=Stop f(X _{CIN})=32kHz | | | 15 | μF |
| | | $f(X_{IN}) = Stop$ $f(X_{CIN}) = Stop$ $T_a = 25^{\circ}C$ | | 0.1 | 1.0 | μА | |
| | | $f(X_{IN})$ =Stop $f(X_{CIN})$ =Stop | | | 10 | μF | |
| R _{PU} | Pull-up resistor value P0, | P1, and P3 | V _{DD} =3V V _I =0V | 40 | 100 | 250 | kΩ |
| $V_{T+} - V_{T-}$ | Hysteresis INT | | | | 0.4 | | V |
| V _{T+} V _{T-} | Hysteresis RESET | | | | 0.7 | | V |
| R _{COM} | COM output impedance | | (No | te 2) | 2 | 10 | k۵ |
| R _{SEG} | SEG output impedance | | (No | te 2) | 3 | 15 | ks |
| R _{VLC} | Internal resistor value for (impedance between V _L | • | T _a =25℃ | 300 | 600 | 1200 | k۲ |

Notes 1. In this case, port P4 is selected as input port with software.



^{2.} External power is used for LCD power and measurement is performed with all pins freed except the measurement pin.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER

BASIC TIMING DIAGRAM

| | Machine cycle | Mi | | Mi+1 | ···· |
|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----|------|----------------|----------------|
| Parameter | Pin name State | т | 3 T, | T ₂ | Т ₃ |
| Clock | X _{IN} | | | | |
| Port D output | D ₀ D ₁₂ | | | | |
| Port D input | D8-D10 | | | X | X |
| Ports P0 and P1 output | P0 ₀ —P0 ₃ P1 ₀ —P1 ₃ | | | | |
| Ports P0, P1, P2, P3 and P4 input | PO ₀ —PO ₃ P1 ₀ —P1 ₃ P2 ₀ —P2 ₃ P3 ₀ , P3 ₁ P4 ₀ —P4 ₃ | | | × | |
| Interrupt input | INT | | | | |

BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4550 Group has three programmable ROM versions software compatible with the Mask ROM. One is the window-type EPROM version supplied with a built-in EPROM which can be written to and erased. Others are the One Time PROM versions whose PROMs can only be written to and not be erased. Since the functions of the built-in EPROM and One Time PROM versions are exactly the same, except erasure, all of

them are referred to as built-in PROM versions in this explanation, unless otherwise noted.

The built-in PROM versions have functions similar to those of the mask ROM versions, but they have PROM mode that enables writing to built-in PROM.

Table 13 shows the product of built-in PROM version.

The One Time PROM versions have pin-compatibility with the mask ROM version. The built-in EPROM version has different outline.

Table 13 Product of built-in PROM version

| Product | PROM size (×10 bits) | RAM size (×4 bits) | Package | Remarks |
|----------------|-------------------------|-----------------------|---------|-----------------------------------------------------------------------------------------------|
| M34550E8-XXXFP | 0100 | 269 | 80P6N-A | One Time PROM version (shipped after writing) (Shipping after writing and testing in factory) |
| M34550E8FP | 8192 words | 368 words | | One Time PROM version (shipped in blank) |
| M34550E8FS * | | | 80D0 | Built-in EPROM version |

^{* :} For program development only




Fig. 53 Pin configuration of built-in PROM version



(1) PROM mode

Each built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM. In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K. Programming adapters are listed in table 14.

- Writing and reading of built-in PROM
 Programming voltage is 12.5V. Write the program in the PROM of the built-in PROM version as shown in Fig. 54.
- Erasing

Only the built-in EPROM (M34550E8FS) version has a transparent window for erasing on the top surface of the package. The EPROM is erased when it is exposed to ultraviolet light with a wavelength of 2537Å to an integrated dose of 15W·s/cm² or more through the window.

(2) Notes on handling

- Sunlight and fluorescent lamp contain light that can erase written information. Be sure to cover the transparent glass portion with a seal or other similar materials except when erasing.
- ② Mitsubishi Electric corp. provides the seal for covering the transparent glass. Take care that the seal does not touch the lead pins.
- ③ Clean the transparent glass before erasing. Fingers' fat and paste disturb the passage of ultraviolet light and may affect badly the erasure capability.
- 4 A high voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ⑤ For the One Time PROM version shipped in blank, Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Fig. 55 before using is recommended. (Products shipped in blank: PROM contens is not written in factory when shipped)

Table 14 Programming adapters

| Microcomputer | Programming adapter |
|----------------------------|---------------------|
| M34550E8-XXXFP, M34550E8FP | PCA4745 |
| M34550E8FS | PCA4746 |




Fig. 54 PROM memory map




Fig. 55 Flow of writing and testing for products shipped in blank



ABSOLUTE MAXIMUM RATINGS FOR BUILT-IN PROM VERSION

| Symbol | Parameter | Conditions | Rating | Unit |
|-----------------|---------------------------------------------------------------------------------------------------------------|-----------------------------------------|-------------------------------|------|
| V _{DD} | Supply voltage | | -0.3 to 7 | V |
| Vi | Input voltage P0, P1, P2, D ₈ -D ₁₀ , P3, P4, RESET, X _{IN} , X _{CIN} | | -0.3 to V _{DD} +0.3 | V |
| V; | Input voltage V _{LC1} , V _{LC2} , V _{LC3} | | -0.3 to $V_{DD}+0.3$ | V |
| Vo | Output voltage P0, P1, D, RESET | Output transistors in the cut-off state | -0.3 to V _{DD} +0.3 | V |
| Vo | Output voltage CARR, Xour, Xcour | | -0.3 to $V_{DO} + 0.3$ | ν |
| Vo | Output voltage SEG, COM | | -0.3 to V _{LC3} +0.3 | V |
| Pd | Power dissipation | | 300 | mW |
| Topr | Operating temperature range | | -20 to 70 | °C |
| Tstg | Storage temperature range | | -40 to 125 | °C |

RECOMMENDED OPERATING CONDITIONS FOR BUILT-IN PROM VERSION

 $(T_a = -20^{\circ}\text{C to } 70^{\circ}\text{C}, V_{DD} = 2.5 \text{V to } 3.6 \text{V}, \text{ unless otherwise noted})$

| Symbol | Parameter | Conditions | | Limits | | |
|------------------------|-------------------------------------------------------------------------------------------------------------------------------|----------------------------------|---------------------|--------|---------------------|------|
| Symbol | | Conditions | Min. | Typ. | Max. | Unit |
| V _{DD} | Supply voltage | f(X _{IN})=1.6MHz | 2.5 | | 3. 6 | ٧ |
| V _{RAM} | RAM back-up voltage (at RAM back-up mode) | | 2.0 | | 3.6 | ٧ |
| Vss | Supply voltage | | | 0 | | ٧ |
| V _{LC3} | Supply voltage for LCD (Note 1) | | 2.5 | | 3.6 | ٧ |
| V _{IH} | "H" tevel input voltage P0, P1, P2, P3, P4, D8-D10 | | 0.8V _{DD} | | V _{DD} | ٧ |
| VIH | "H" tevel input voltage X _{IN} | | 0.7V _{DD} | | V _{DD} | ٧ |
| ViH | "H" level input voltage RESET | | 0.85V _{DD} | | V _{DD} | ٧ |
| ViH | "H" level input voltage INT | V _{DD} =3.0V | 0.8V _{DD} | | V _{DD} | ٧ |
| V _{IL} | "L" level input voltage P0, P1, P2, P3, P4, D ₈ -D ₁₀ | V _{DD} =3.0V | 0 | | 0. 3V _{DD} | ٧ |
| VIL | "L" level input voltage X _{IN} | | 0 | | 0. 3V _{DD} | ٧ |
| VIL | "L" level input voltage RESET | | 0 | | 0.3V _{DD} | ٧ |
| VIL | "L" level input voltage INT | | 0 | | 0. 2V _{DD} | ٧ |
| loL(peak) | | | | | 4 | mA |
| | RESET | | | | | |
| I _{OL} (peak) | "L" level peak output current D ₈ , D ₉ | | | | 24 | mA |
| loL(avg) | "L" level average output current P0, P1, D ₀ -D ₇ , $\frac{D_{10}-D_{12}. \text{ CARR},}{\text{RESET}}$ | | | | 2 | mA |
| loL(avg) | "L" level average output current D ₈ , D ₉ | | | | 12 | mA |
| I _{OH} (peak) | "H" level peak output current CARR | | -30 | | | mA |
| I _{OH} (avg) | "H" level average output current CARR | | -15 | | | mA |
| f(X _{IN}) | f(X _{IN}) clock frequency | with a ceramic resonator | | | 1.6 | MH: |
| f(XIN) | f(X _{IN}) clock frequency (Note 2) | with external clock input | | | 800 | kHz |
| f(X _{GIN}) | f(X _{CIN}) clock frequency (Note 3) | with a quartz-crystal oscillator | 32 | | 50 | kHz |

Note 1 . at 1/2 bias : V_{LC1}=V_{LC2}=1/2 · V_{LC3} at 1/3 bias : V_{LC1}=1/3 · V_{LC3}, V_{LC3} V_{LC2}=2/3 · V_{LC3} 2 . External clock duty is 30% to 70%.

3. External clock cannot be used as f(X_{CIN}) clock.



ELECTRICAL CHARACTERISTICS FOR BUILT-IN PROM VERSION

(T_a=-20°C to 70°C, V_{DD}=3V, unless otherwise noted)

| Symbol | | Parameter | Test conditions | | Limits | , | Unit |
|-------------------|-----------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|---------|--------|------|------|
| | , amonoto | TOOL CONGINGIO | Min. | Тур. | Max. | 0111 | |
| Vol | "L" level output voltage | P0, P1, D ₀ -D ₇ , D ₁₀ -D ₁₂ , CARR, RESET | I _{OL} =2mA | | | 0.9 | v |
| VoL | "L" level output voltage | D ₈ , D ₉ | I _{OL} =12mA | | | 1.5 | V |
| V _{OH} | "H" level output voltage | CARR | I _{OH} =-7mA | 1.0 | | | ٧ |
| I _{IH} | "H" level input current P0, P1, P2, P3, P4, D ₈ —D ₁₀ , RESET | | V _I =V _{DD} (Not | e 1) | | 1 | μА |
| I _{IC} | "L" level input current | P2, P3, P4, D8-D10, RESET | V _I =0V (Not | e 1) —1 | | | μА |
| loz | OFF-state output curre | nt D ₀ -D ₇ | V _O =V _{DD} | | | 1 | μА |
| | | | $f(X_{IN}) = 1 MHz$ $f(X_{CIN}) = 32kHz$ | | 1 | 2 | mA |
| | at active high-speed mode at active low-speed mode at power down 1 mode (LCD operation) at power down 2 mode | at active nign-speed mode | $f(X_{IN}) = 500kHz$ $f(X_{CIN}) = 32kHz$ | | 0.5 | 1.0 | m/ |
| | | $f(X_{IN}) = Stop$ $f(X_{CIN}) = 32kHz$ | | 20 | 50 | μA | |
| I _{DD} | | · | f(X _{IN})=Stop f(X _{CIN})=32kHz T _a =25°C | | 4 | 10 | μА |
| | | (LCD operation) | $f(X_{IN}) = Stop$ $f(X_{CIN}) = 32kHz$ | | | 15 | μА |
| | | f(X _{iN})=Stop f(X _{CIN})=Stop Ta=25°C | | 0.1 | 1.0 | μА | |
| | | $f(X_{IN}) = Stop$ $f(X_{CIN}) = Stop$ | | | 10 | μA | |
| R _{PU} | Pull-up resistor value F | P0, P1, and P3 | V _{DD} =3V V₁=0V | 40 | 100 | 250 | kΩ |
| $V_{T+} - V_{T-}$ | Hysteresis INT | | | | 0. 4 | | ٧ |
| $V_{T+} - V_{T-}$ | Hysteresis RESET | | | | 0. 7 | l | V |
| R _{СОМ} | COM output impedance | e | (Not | te 2) | 2 | 10 | kΩ |
| R _{SEG} | SEG output impedance |) | (Not | te 2) | 3 | 15 | kΩ |
| R _{VLC} | Internal resistor value (impedance between | · | Ta=25℃ | 300 | 600 | 1200 | kΩ |

Notes 1. In this case, port P4 is selected as input port with software.



^{2.} External power is used for LCD power and measurement is performed with all pins freed except the measurement pin.