

ASPM 27 Series

Automotive 3-Phase 650 V 50 A Smart Power Module

NFVA35065L42

General Description

NFVA35065L42 is an advanced Automotive SPM[®] module providing a fully-featured, high-performance inverter output stage for hybrid and electric vehicles. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts, over-current shutdown, thermal monitoring of drive IC, and fault reporting. The built-in, high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal IGBTs. Separate negative IGBT terminals are available for each phase to support the widest variety of control algorithms.

Features

- Automotive SPM in 27 Pin DIP Package
- AEC & AQG324 Qualified and PPAP Capable
- 650 V/50 A 3-Phase IGBT Inverter with Integral Gate Drivers and Protections
- 175°C Guaranteed Short–Circuit Rated FS Trench IGBTs with Low Vce(sat) and Fast Switching
- Outstanding Thermal Resistance Using Al₂O₃ DBC Substrate
- Separated Open-Emitter Pins from Low-Side IGBTs for Three-Phase Current Sensing
- Single-Grounded Power Supply
- LVIC Temperature–Sensing Built–In for Temperature Monitoring
- Isolation Rating: 2500 V_{rms}/1 min.
- Pb-Free and RoHS Compliant
- UI1557 Certified (File No. E209204) and UL94V-0 Compliant

Applications

- Automotive High Voltage Auxiliary Motors
 - Climate e-Compressors
 - Oil / Water Pumps
 - Super / Turbo Chargers
 - Variety Fans

Related Resources


- AND9800 Automotive Smart Power Module, 650 V ASPM27 Series
- AN–9086 SPM 3 Package Mounting Guide



3D Package Drawing (Click to Activate 3D Content)

ASPM27-CCA CASE MODCB

MARKING DIAGRAM



ON = onsemi Logo

XX = Version and Current Rate
XXXXXXXXXXX = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

Integrated Power Functions

• 650 V-50 A IGBT inverter for three-phase DC/AC power conversion (Refer to Figure 2)

Integrated Drive, Protection and System Control Functions

- For inverter high-side IGBTs: gate drive circuit, high-voltage isolated high-speed level shifting control circuit, Under-Voltage Lock-Out Protection (UVLO)
- For inverter low-side IGBTs: gate drive circuit, Short-Circuit Protection (SCP) control supply circuit, Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UVLO (low-side supply) and SC faults
- Input interface: active–HIGH interface, works with 3.3/5 V logic, Schmitt–trigger input

PIN CONFIGURATION





Figure 1. Top View

PIN DESCRIPTIONS

| Pin Number | Pin Name | Pin Description |
|------------|---------------------|---|
| 1 | V _{DD(L)} | Low-Side Common Bias Voltage for IC and IGBTs Driving |
| 2 | СОМ | Common Supply Ground |
| 3 | IN _(UL) | Signal Input for Low-Side U-Phase |
| 4 | IN _(VL) | Signal Input for Low-Side V-Phase |
| 5 | IN _(WL) | Signal Input for Low-Side W-Phase |
| 6 | V _{FO} | Fault Output |
| 7 | V _{TS} | Output for LVIC Temperature Sensing Voltage Output |
| 8 | C _{SC} | Shut Down Input for Short-Circuit Current Detection Input |
| 9 | IN _(UH) | Signal Input for High-Side U-Phase |
| 10 | V _{DD(UH)} | High-Side Common Bias Voltage for IC and IGBTs Driving |
| 11 | V _{B(U)} | High-Side Bias Voltage for U-Phase IGBT Driving |
| 12 | V _{S(U)} | High-Side Bias Voltage Ground for U-Phase IGBT Driving |
| 13 | IN _(VH) | Signal Input for High-Side V-Phase |
| 14 | V _{DD(VH)} | High-Side Common Bias Voltage for IC and IGBTs Driving |
| 15 | $V_{B(V)}$ | High-Side Bias Voltage for V-Phase IGBT Driving |
| 16 | V _{S(V)} | High-Side Bias Voltage Ground for V-Phase IGBT Driving |
| 17 | IN _(WH) | Signal Input for High-Side W-Phase |
| 18 | V _{DD(WH)} | High-Side Common Bias Voltage for IC and IGBTs Driving |
| 19 | V _{B(W)} | High-Side Bias Voltage for W-Phase IGBT Driving |
| 20 | V _{S(W)} | High-Side Bias Voltage Ground for W-Phase IGBT Driving |
| 21 | N _U | Negative DC-Link Input for U-Phase |
| 22 | N _V | Negative DC-Link Input for V-Phase |
| 23 | N _W | Negative DC-Link Input for W-Phase |
| 24 | U | Output for U-Phase |
| 25 | V | Output for V-Phase |
| 26 | W | Output for W-Phase |
| 27 | Р | Positive DC-Link Input |

INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS



NOTES:

- 1. Inverter low-side is composed of three IGBTs, freewheeling diodes for each IGBT, and one control IC. It has gate drive and protection functions.
- 2. Inverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.
- 3. Inverter high-side is composed of three IGBTs, freewheeling diodes, and three drive ICs for each IGBT.

Figure 2. Internal Block Diagram

ABSOLUTE MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

| Symbol | Parameter | Conditions | Rating | Unit |
|------------------------|------------------------------------|--|---------------------------|------------------|
| VERTER PAI | RT | | | |
| V_{PN} | Supply Voltage | Applied between P-N _U , N _V , N _W | 500 | V |
| V _{PN(Surge)} | Supply Voltage (Surge) | Applied between P-N _U , N _V , N _W | 575 | V |
| V _{CES} | Collector-Emitter Voltage | | 650 | V |
| ±I _C | Each IGBT Collector Current | T_C = 100°C, V_{DD} \geq 15 V, T_J \leq 175°C (Note 4) | 50 | Α |
| ±l _{CP} | Each IGBT Collector Current (Peak) | T_C = 25°C, T_J ≤ 175°C, Under 1 ms Pulse Width (Note 4) | 100 | А |
| P _C | Collector Dissipation | T _C = 25°C per One Chip (Note 4) | 115 | W |
| TJ | Operating Junction Temperature | IGBT and Diode | −40~175 | °C |
| | | Driver IC | −40~150 | |
| NTROL PAR | ?Т | | | |
| V_{DD} | Control Supply Voltage | Applied between V _{DD(H)} , V _{DD(L)} -COM | 20 | V |
| V _{BS} | High-Side Control Bias Voltage | $\begin{array}{c} \text{Applied between } V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array}$ | 20 | V |
| V _{IN} | Input Signal Voltage | Applied between IN _(UH) , IN _(VH) , IN _(WH) , IN _(UL) , IN _(VL) , IN _(WL) –COM | -0.3~V _{DD} +0.3 | V |
| V _{FO} | Fault Output Supply Voltage | Applied between V _{FO} -COM | -0.3~V _{DD} +0.3 | V |
| I _{FO} | Fault Output Current | Sink Current at V _{FO} pin | 2 | mA |
| V _{SC} | Current Sensing Input Voltage | Applied between C _{SC} -COM | -0.3~V _{DD} +0.3 | V |
| TAL SYSTE | M | | | |
| t _{SC} | Short Circuit Withstand Time | $V_{DD} = V_{BS} \le 16.5 \text{ V}, V_{PN} \le 400 \text{ V}, \\ T_J = 150^{\circ}\text{C} \\ \text{Non-repetitive}$ | 3 | μs |
| T _{STG} | Storage Temperature | | −55~175 | °C |
| V _{ISO} | Isolation Voltage | 60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate | 2500 | V _{rms} |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|-----------------------|-------------------------------------|--|------|------|------|------|
| R _{th(j-c)Q} | Junction to Case Thermal Resistance | Inverter IGBT part (per 1/6 module) | - | - | 1.30 | °C/W |
| R _{th(j-c)F} | | Inverter FWD part (per 1/6 module) | - | - | 1.93 | °C/W |
| L_{σ} | Package Stray Inductance | P to N _U , N _V , N _W (Note 6) | _ | 24 | _ | nΗ |

These values had been made an acquisition by the calculation considered to design factor.
 For the measurement point of case temperature (T_C), please refer to Figure 1. DBC discoloration and Picker Circle Printing allowed, please refer to application note AN-9190 (Impact of DBC Oxidation on SPM[®] Module Performance).
 Stray inductance per phase measured per IEC 60747-15.

ELECTRICAL CHARACTERISTICS - INVERTER PART

| | Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|----|----------------------|--|--|------|------|------|------|
| | V _{CE(SAT)} | Collector – Emitter Saturation Voltage | $V_{DD} = V_{BS} = 15 \text{ V}, V_{IN} = 5 \text{ V},$ $I_{C} = 50 \text{ A}, T_{J} = 25^{\circ}\text{C}$ | - | 1.65 | 2.15 | V |
| | | | V _{DD} = V _{BS} = 15 V, V _{IN} = 5 V, I _C = 50 A, T _J = 175°C | | 2.05 | 2.65 | V |
| | V _F | FWDi Forward Voltage | V _{IN} = 0 V, I _F = 50 A, T _J = 25°C | - | 1.75 | 2.35 | V |
| | | | V _{IN} = 0 V, I _F = 50 A, T _J = 175°C | | 1.70 | 2.30 | V |
| HS | t _{ON} | High Side Switching Times | V_{PN} = 300 V, V_{DD} = 15 V, I_C = 50 A, T_J = 25°C V_{IN} = 0 V \Leftrightarrow 5 V, Inductive Load See Figure 4 (Note 7) | 0.75 | 1.20 | 1.85 | μs |
| | t _{C(ON)} | | | _ | 0.20 | 0.60 | μs |
| | t _{OFF} | | | _ | 1.30 | 1.85 | μs |
| | t _{C(OFF)} | | (Note 1) | _ | 0.15 | 0.45 | μs |
| | t _{rr} | | | _ | 0.14 | _ | μs |
| LS | t _{ON} | Low Side Switching Times | $V_{PN} = 300 \text{ V}, V_{DD} = 15 \text{ V}, I_{C} = 50 \text{ A},$ $T_{.1} = 25^{\circ}\text{C}$ | 0.60 | 1.00 | 1.60 | μs |
| | t _{C(ON)} | | $V_{IN} = 0 \text{ V} \Leftrightarrow 5 \text{ V}$, Inductive Load | _ | 0.20 | 0.65 | μs |
| | t _{OFF} | | See Figure 4 (Note 7) | _ | 1.15 | 1.65 | μs |
| | t _{C(OFF)} | | | _ | 0.25 | 0.60 | μs |
| | t _{rr} | | | _ | 0.14 | - | μs |
| | I _{CES} | Collector-Emitter Leakage Current | $T_J = 25$ °C, $V_{CE} = V_{CES}$ | _ | _ | 3 | mA |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the

PACKAGE MARKING AND ORDERING INFORMATION

| Part Number | Top Marking | Package | Packing Type | Quantity |
|--------------|--------------|------------|--------------|----------|
| NFVA35065L42 | NFVA35065L42 | ASPM27-CDA | Tube | 10 |




Figure 3. Switching Time Definition

given gate driving condition internally. For the detailed information, please see Figure 3.




Figure 4. Example Circuit for Switching Test




Figure 5. Switching Loss Characteristics




Figure 6. Temperature Profile of V_{TS} (Typical)

CONTROL PART $(T_J = 25^{\circ}C)$

| Symbol | Parameter | Conditions | | Min. | Тур. | Max. | Unit |
|----------------------|--|---|---|------|------|------|------|
| I _{QDDH} | Quiescent V _{DD} Supply Current | V _{DD(H)} = 15 V, IN _(UH,VH,WH) = 0 V | V _{DD(H)} – COM | - | _ | 0.40 | mA |
| I_{QDDL} | | $V_{DD(L)} = 15 \text{ V},$ $IN_{(UL,VL,WL)} = 0 \text{ V}$ | V _{DD(L)} – COM | - | _ | 4.80 | mA |
| I _{PDDH} | Operating V _{DD} Supply Current | V _{DD(H)} = 15 V, f _{PWM} = 20 kHz, duty = 50%, applied to one PWM signal input for High–Side | V _{DD(H)} – COM | _ | - | 0.48 | mA |
| I _{PDDL} | | V _{DD(L)} = 15 V, f _{PWM} = 20 kHz, duty = 50%, applied to one PWM signal input for Low–Side | V _{DD(L)} – COM | - | - | 8.80 | mA |
| I _{QBS} | Quiescent V _{BS} Supply Current | V _{BS} = 15 V, IN _(UH,VH.WH) = 0 V | $ \begin{aligned} &V_{B(U)} - V_{S(U)}, \\ &V_{B(V)} - V_{S(V)}, \\ &V_{B(W)} - V_{S(W)}, \end{aligned} $ | - | - | 0.24 | mA |
| I _{PBS} | Operating V _{BS} Supply Current | V _{DD} = V _{BS} = 15 V, f _{PWM} = 20 kHz, duty = 50%, applied to one PWM signal input for High-Side | $ \begin{aligned} &V_{B(U)} - V_{S(U)}, \\ &V_{B(V)} - V_{S(V)}, \\ &V_{B(W)} - V_{S(W)}, \end{aligned} $ | - | - | 4.40 | mA |
| V _{FOH} | Fault Output Voltage | V_{DD} = 15 V, V_{SC} = 0 V, V_{FO} Circuit: 4.7 kΩ to 5 V Pull–up | | 4.5 | - | - | V |
| V_{FOL} | | V_{DD} = 15 V, V_{SC} = 1 V, V_{FO} Circ Pull-up | cuit: 4.7 kΩ to 5 V | - | - | 0.50 | V |
| V _{SC(ref)} | Short Circuit Trip Level | V _{DD} = 15 V (Note 8) | C _{SC} – COM _(L) | 0.45 | 0.50 | 0.55 | V |
| UV _{DDD} | Supply Circuit Under-Voltage | Detection Level | • | 9.80 | - | 13.3 | V |
| UV _{DDR} | Protection | Reset Level | | 10.3 | - | 13.8 | V |
| UV _{BSD} | 1 | Detection Level | | 9.00 | - | 12.5 | V |
| UV _{BSR} | 1 | Reset Level | | 9.50 | - | 13.0 | V |
| t _{FOD} | Fault-Out Pulse Width | | | 50 | - | - | μs |
| V _{TS} | LVIC Temperature Sensing Voltage Output | V _{DD(L)} = 15 V, T _{LVIC} = 25°C (Note 9) See Figure x6 | | 540 | 640 | 740 | mV |
| V _{IN(ON)} | ON Threshold Voltage | Applied between IN _(UH,VH.WH) | - COM | - | - | 2.60 | ٧ |
| V _{IN(OFF)} | OFF Threshold Voltage | IN _(UL,VL.WL) – COM | | 0.80 | - | - | ٧ |

RECOMMENDED OPERATING CONDITIONS

| | | | Value | | | |
|--|---|--|-------|------|------|------|
| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
| V _{PN} | Supply Voltage | Applied between P – N _U , N _V , N _W | - | 300 | 400 | V |
| V_{DD} | Control Supply Voltage | Applied between V _{DD(H)} – COM, V _{DD(L)} – COM | 14.0 | 15 | 16.5 | V |
| V _{BS} | High-Side Bias Voltage | $\begin{array}{c} \text{Applied between } V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array}$ | 13.0 | 15 | 18.5 | V |
| dV _{DD} /dt, dV _{BS} /dt, | Control Supply Variation | | -1 | - | 1 | V/μs |
| t _{dead} | Blanking Time for Preventing Arm-Short | For Each Input Signal | 2.0 | - | - | μs |
| f _{PWM} | PWM Input Signal | $-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le 125^{\circ}\text{C}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$ | - | - | 40 | kHz |
| V _{SEN} | Voltage for Current Sensing | Applied between N _U , N _V , N _W – COM (Including Surge Voltage) | -5 | _ | 5 | V |

^{8.} Short-circuit current protection is functioning only at the low-sides.
9. T_{LVIC} is the temperature of LVIC itself. V_{TS} is only for sensing temperature of LVIC and can not shutdown IGBTs automatically.

RECOMMENDED OPERATING CONDITIONS (continued)

| PW _{IN(ON)} | Minimum Input Pulse Width | $V_{DD} = V_{BS} = 15 \text{ V, I}_C \le 50 \text{ A, Wiring Inductance}$ between $N_{\text{UV,V},W}$ and DC Link N < 10 nH | 1.5 | - | - | μs |
|-----------------------|---------------------------|--|-----|---|-----|----|
| PW _{IN(OFF)} | | (Note 10) | 1.5 | - | _ | |
| PW _{IN(ON)} | | $V_{DD} = V_{BS} = 15 \text{ V}, 50 \text{ A} \le I_C \le 100 \text{ A}, \text{Wiring Inductance between N}_{U,V,W} \text{ and DC Link N} < 10 \text{ nH}$ | 2.0 | - | - | μs |
| PW _{IN(OFF)} | | (Note 10) | 2.0 | - | - | |
| T _J | Junction Temperature | | -40 | - | 150 | °C |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

MECHANICAL CHARACTERISTICS AND RATINGS

| | | | | Value | | |
|---------------------------|-------------------------|-------------------------|-----|-------|------|-------|
| Parameter | | Conditions | | Тур. | Max. | Unit |
| Device Flatness | See Figure 7 | | 0 | - | +150 | μm |
| Mounting Torque | Mounting Screw: M3 | Recommended 0.7 N•m | 0.6 | 0.7 | 0.8 | N∙m |
| | See Figure 8 | Recommended 7.1 kg•cm | 6.2 | 7.1 | 8.1 | kg∙cm |
| Terminal Pulling Strength | Load 19.8 N | Load 19.8 N | | - | - | s |
| Terminal Bending Strength | Load 9.8 N 90 deg. bend | Load 9.8 N 90 deg. bend | | - | - | times |
| Weight | | | - | 15 | - | g |





Figure 7. Flatness Measurement Position




NOTES:

- 11. Do not make over torque when mounting screws. Much mounting torque may cause DBC cracks, as well as bolts and Al heat-sink destruction
- 12. Avoid one–sided tightening stress. Figure 8 shows the recommended torque order for mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre–screwing torque is set to 20 ~ 30% of maximum torque rating.

Figure 8. Mounting Screws Torque Order

^{10.} This product might not make response if input pulse width is less than the recommended value.




- a1: Control supply voltage rises: After the voltage rises UVDDR, the circuits start to operate when next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3: Under voltage detection (UV_{DDD}).
- a4: IGBT OFF in spite of control input condition.
- a5: Fault output operation starts with a fixed pulse width.
- a6: Under voltage reset (UV_{DDR}).
- a7: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.

Input signal Protection RESET SE1 **RESET** Circuit State UV_{BSB} UV_{BSD} Control b3 Supply Voltage b6 b2 ، Output Current High-level (no fault output) Fault Output Signal

Figure 9. Under-Voltage Protection (Low-Side)

- b1: Control supply voltage rises: After the voltage rises UV_{BSR}, the circuits start to operate when next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3: Under voltage detection (UV_{BSD}).
- b4: IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5: Under voltage reset (UV_{BSB}).
- b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.


Figure 10. Under-Voltage Protection (High-Side)



(with the external sense resistance and RC filter connection)

- c1: Normal operation: IGBT ON and carrying current.
- c2: Short circuit current detection (SC trigger).
- c3: All low-side IGBT's gate are hard interrupted.
- c4: All low-side IGBTs turn OFF.
- c5: Fault output operation starts with a fixed pulse width.
- c6: Input HIGH: IGBT ON state, but during the active period of fault output the IGBT doesn't turn ON.
- c7: Fault output operation finishes, but IGBT doesn't turn on until triggering next signal from LOW to HIGH.
- c8: Normal operation: IGBT ON and carrying current.


Figure 11. Short-Circuit Current Protection (Low-Side Operation Only)



NOTE:

13.RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section of the Motion SPM 3 product integrates 5kΩ (typ.) pull–down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

Figure 12. Recommended CPU I/O Interface Circuit



NOTES:


- 14. To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3 cm)
- 15. V_{FO} output is open-drain type. The signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 2mA. Refer to Figure 12.
- 16. Input signal is active–HIGH type. There is a 5 k Ω resistor inside the IC to pull–down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. R₁C₁ time constant should be selected in the range 50~150 ns. (Recommended R₁ = 100 Ω , C₁ = 1 nF)
- 17. Each wiring pattern inductance of A point should be minimized (Recommended less than 10 nH). Use the shunt resistor R₄ of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R₄ as close as possible.
- 18. To prevent errors of the protection function, the wiring of B, C and D point should be as short as possible.
- 19. In the short–circuit protection circuit, please select the R₆C₆ time constant in the range 1.5–2 μs.. Do enough evaluation on the real system because short–circuit protection time may vary wiring pattern layout and value of the R₆C₆ time constant.
- 20. Each capacitor should be mounted as close to the pins of the ASPM27 product as possible.
- 21. To prevent surge destruction, the wiring between the smoothing capacitor C₇ and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive capacitor of around 0.1~ 0.22 μF between the P & GND pins is recommended.
- 22. Relays are used at almost every systems of electrical equipment at industrial application. In these cases, there should be sufficient distance between the CPU and the relays.
- 23. The zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (Recommended zener diode is 22 V/1 W. which has the lower zener impedance characteristic than about 15 O).
- 24. C₂ of around 7 times larger than bootstrap capacitor C₃ is recommended.
- 25. Choose the electrolytic capacitor with good temperature characteristic in C₃. Also choose 0.1~0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics in C₄.

Figure 13. Typical Application Circuit

SPM is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

27LD MODULE PDD STD CASE MODCB ISSUE O

DATE 30 NOV 2016



| DOCUMENT NUMBER: | 98AON13500G | Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|---------------------|--|-------------|--|
| DESCRIPTION: | 27LD MODULE PDD STD | | PAGE 1 OF 1 | |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative