Boost Converter Stage in APM16 Series for Multiphase and Semi-Bridgeless PFC with SiC Diodes

FAM65CR51ADZ1, FAM65CR51ADZ2

Features

- Integrated SIP or DIP Boost Converter Stage Power Module for On-board Charger (OBC) in EV or PHEV
- 5 kV/1 sec Electrically Isolated Substrate for Easy Assembly
- Creepage and Clearance per IEC60664-1, IEC 60950-1
- Compact Design for Low Total Module Resistance
- Module Serialization for Full Traceability
- Lead Free, RoHS and UL94V-0 Compliant
- Automotive Qualified per AEC Q101 and AQG324 Guidelines
- Improved Performance with SiC Diodes

Applications

• PFC Stage of an On-board Charger in PHEV or EV


Benefits

- Enable Design of Small, Efficient and Reliable System for Reduced Vehicle Fuel Consumption and CO₂ Emission
- Simplified Assembly, Optimized Layout, High Level of Integration, and Improved Thermal Performance




ON Semiconductor®

www.onsemi.com




APMCD-A16 12 LEAD CASE MODGG



APMCD-B16 12 LEAD CASE MODGK

MARKING DIAGRAM




ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.


ORDERING INFORMATION

Part Number	Package	Lead Forming	DBC Material	Pb–Free and RoHS Compliant	Operating Temperature (T _A)	Packing Method
FAM65CR51ADZ1	APM16-CDA	Y-Shape	Al2O3	Yes	–40°C ~ 125°C	Tube
FAM65CR51ADZ2	APM16-CDB	L-Shape	Al2O3	Yes	$-40^{\circ}C \sim 125^{\circ}C$	Tube

Pin Configuration and Description



(a) Top View



(b) Bottom View



Pin Number	Pin Name	Pin Description
1, 2	AC1	Phase 1 Leg of the PFC Bridge
3	NC	Not Connected
4	NC	Not Connected
5, 6	B+	Positive Battery Terminal
7, 8	Q1 Source	Source Terminal of Q1
9	Q1 Gate	Gate Terminal of Q1
10	Q2 Gate	Gate Terminal of Q2
11, 12	Q2 Source	Source Terminal of Q2
13	NC	Not Connected
14	NC	Not Connected
15, 16	AC2	Phase 2 Leg of the PFC Bridge

INTERNAL EQUIVALENT CIRCUIT




Figure 2. Internal Block Diagram

Table 2. ABSOLUTE MAXIMUM RATINGS OF MOSFET (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Мах	Unit
V _{DS} (Q1~Q2)	Drain-to-Source Voltage	650	V
V _{GS} (Q1~Q2)	Gate-to-Source Voltage	±20	V
I _D (Q1~Q2)	Drain Current Continuous (T_C = 25°C, V_{GS} = 10 V) (Note 1)	41	А
	Drain Current Continuous (T_C = 100°C, V_{GS} = 10 V) (Note 1)	25	А
E _{AS} (Q1~Q2)	Single Pulse Avalanche Energy (Note 2)	623	mJ
PD	Power Dissipation (Note 1)	189	W
TJ	Maximum Junction Temperature	–55 to +150	°C
T _C	Maximum Case Temperature	-40 to +125	°C
T _{STG}	Storage Temperature	-40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Maximum continuous current and power, without switching losses, to reach T_J = 150°C respectively at T_C = 25°C and T_C = 100°C; defined by design based on MOSFET $R_{DS(ON)}$ and $R_{\theta JC}$ and not subject to production test 2. Starting T_J = 25°C, I_{AS} = 6.5 A, R_G = 25 Ω

DBC Substrate

0.63 mm Al2O3 alumina with 0.3 mm copper on both sides. DBC substrate is NOT nickel plated.

Lead Frame

OFC copper alloy, 0.50 mm thick. Plated with 8 µm to 25.4 µm thick Matte Tin

Flammability Information

All materials present in the power module meet UL flammability rating class 94V-0.

Compliance to RoHS Directives

The power module is 100% lead free and RoHS compliant 2000/53/C directive.

Solder

Solder used is a lead free SnAgCu alloy.

Solder presents high risk to melt at temperature beyond 210°C. Base of the leads, at the interface with the package body, should not be exposed to more than 200°C during mounting on the PCB or during welding to prevent the re-melting of the solder joints.

Table 3. ELECTRICAL SPECIFICATIONS OF MOSFET (T_J = 25°C, Unless Otherwise Specified)

Drain-to-Source Breakdown Voltage Gate-to-Source Threshold Voltage	I _D = 1 mA, V _{GS} = 0 V	650	-	_	V
Gate-to-Source Threshold Voltage					1 .
	$V_{GS} = V_{DS}$, $I_D = 3.3 \text{ mA}$	3.0	-	5.0	V
Q1 Low Side MOSFET	V_{GS} = 10 V, I _D = 20 A	-	44	51	mΩ
Q2 Low Side MOSFET		-	44	51	mΩ
Q1 Low Side MOSFET	V_{GS} = 10 V, I _D = 20 A, T _J = 125°C (Note 3)	-	79	-	mΩ
Q2 Low Side MOSFET		_	79	-	mΩ
Forward Transconductance	V _{DS} = 20 V, I _D = 20 A (Note 3)	_	30	-	S
Gate-to-Source Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V	-100	-	+100	nA
Drain-to-Source Leakage Current	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$	_	-	10	μA
ACTERISTICS (Note 3)	•		·		
Input Capacitance	V _{DS} = 400 V	_	4864	-	pF
Output Capacitance		_	109	-	pF
Reverse Transfer Capacitance	t = 1 MHZ	-	16	-	pF
Effective Output Capacitance	V _{DS} = 0 to 520 V V _{GS} = 0 V	-	652	-	pF
Gate Resistance	f = 1 MHz	_	2	-	Ω
Total Gate Charge	V _{DS} = 380 V	-	123	-	nC
Gate-to-Source Gate Charge	$I_D = 20 A$	-	37.5	-	nC
Gate-to-Drain "Miller" Charge	V _{GS} = 0 to 10 V		49	-	nC
RACTERISTICS (Note 3)	· · · · · ·				
Turn-on Time	V _{DS} = 400 V	-	87	-	ns
Turn-on Delay Time	$I_D = 20 A$	-	47	-	ns
Turn–on Rise Time		-	43	-	ns
Turn–off Time	~	-	146	-	ns
Turn-off Delay Time		-	118	-	ns
Turn-off Fall Time		_	29	-	ns
	Q1 Low Side MOSFET Q2 Low Side MOSFET Forward Transconductance Gate-to-Source Leakage Current Drain-to-Source Leakage Current ACTERISTICS (Note 3) nput Capacitance Dutput Capacitance Certer Pransfer Capacitance Effective Output Capacitance Gate-to-Source Gate Charge Gate-to-Drain "Miller" Charge Gate-to-Drain "Miller" Charge Furn-on Time Furn-on Rise Time Furn-off Time Furn-off Delay Time	A1 Low Side MOSFET $V_{GS} = 10 \text{ V}, \text{ I}_D = 20 \text{ A}, \text{ T}_J = 125^{\circ}\text{C} (Note 3)$ A2 Low Side MOSFET $V_{DS} = 20 \text{ V}, \text{ I}_D = 20 \text{ A} (Note 3)$ Forward Transconductance $V_{DS} = 20 \text{ V}, \text{ I}_D = 20 \text{ A} (Note 3)$ Gate-to-Source Leakage Current $V_{DS} = 650 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$ Orain-to-Source Leakage Current $V_{DS} = 650 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ ACTERISTICS (Note 3)nput CapacitanceNuput Capacitance $V_{DS} = 400 \text{ V}$ Cutput Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ Reverse Transfer Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ Cate Resistance $f = 1 \text{ MHz}$ Total Gate Charge $V_{DS} = 380 \text{ V}$ Gate-to-Source Gate Charge $V_{DS} = 0 \text{ to } 10 \text{ V}$ Gate-to-Drain "Miller" Charge $V_{DS} = 400 \text{ V}$ RACTERISTICS (Note 3) $V_{DS} = 400 \text{ V}$ Turn-on Time $V_{DS} = 400 \text{ V}$ Turn-on Rise Time $V_{DS} = 400 \text{ V}$ Turn-off Time $V_{GS} = 10 \text{ V}$ Turn-off Delay Time $V_{GS} = 10 \text{ V}$	Q1 Low Side MOSFET $V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125^{\circ}C \text{ (Note 3)}$ -Q2 Low Side MOSFET $V_{DS} = 20 \text{ V}, I_D = 20 \text{ A} (Note 3)$ -Forward Transconductance $V_{DS} = 20 \text{ V}, I_D = 20 \text{ A} (Note 3)$ -Qate-to-Source Leakage Current $V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$ -100Drain-to-Source Leakage Current $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ -CTERISTICS (Note 3) $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ -Input Capacitance $V_{DS} = 400 \text{ V}$ -Output Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ -Reverse Transfer Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ -Gate Resistance $f = 1 \text{ MHz}$ -Total Gate Charge $V_{DS} = 380 \text{ V}$ -Qate-to-Drain "Miller" Charge $V_{DS} = 300 \text{ V}$ -RACTERISTICS (Note 3)Turn-on Time $V_{DS} = 400 \text{ V}$ -Turn-on Rise Time $V_{DS} = 100 \text{ V}$ -Turn-off Time $V_{DS} = 100 \text{ V}$ -Turn-off Delay Time $V_{DS} = 10 \text{ V}$ -Turn-off Delay Time $V_{CS} = 10 \text{ V}$ -Turn-off Delay Time $-$ -Turn-off Delay TimeTurn-off Delay Time- </td <td>All Low Side MOSFET $V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125^{\circ}\text{C} (Note 3)$ - 79 22 Low Side MOSFET $V_{DS} = 20 \text{ V}, I_D = 20 \text{ A} (Note 3)$ - 30 Date-to-Source Leakage Current $V_{DS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ - - Drain-to-Source Leakage Current $V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$ - - Drain-to-Source Leakage Current $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ - - ACTERISTICS (Note 3) nput Capacitance $V_{DS} = 400 \text{ V}$ - - Input Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ - 109 - 109 Reverse Transfer Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ - 652 - 123 Effective Output Capacitance $f = 1 \text{ MHz}$ - 2 2 - 123 Gate Resistance $f = 1 \text{ MHz}$ - 2 37.5 - 49 RACTERISTICS (Note 3) I_D = 20 \text{ A} V_{GS} = 0 \text{ to } 10 \text{ V} - 47 Turn-on Time I_D = 20 \text{ A} V_GS = 10 \text{ V} -</td> <td>All Low Side MOSFET $V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125^{\circ}\text{C} (Note 3)$ - 79 - $22 \text{ Low Side MOSFET}$ $V_{DS} = 20 \text{ V}, I_D = 20 \text{ A} (Note 3)$ - 30 - $50 \text{ average Lawage Current}}$ $V_{DS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 - +100 $50 \text{ ate-to-Source Leakage Current}}$ $V_{DS} = 650 \text{ V}, V_{DS} = 0 \text{ V}$ - - 10 $CTERISTICS$ (Note 3) $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ - - 10 $CTERISTICS$ (Note 3) $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ - 4864 - $Output Capacitance$ $V_{DS} = 400 \text{ V}$ - 4864 - $Output Capacitance$ $V_{DS} = 0 \text{ V}$ - 109 - $Beverse Transfer Capacitance$ $V_{DS} = 0 \text{ to } 520 \text{ V}$ - 652 - $Ctal Gate Charge$ $V_{DS} = 380 \text{ V}$ - 123 - $Ctal Gate Charge$ $V_{DS} = 380 \text{ V}$ - 123 - $Ctal Gate Charge$ $V_{DS} = 400 \text{ V}$ - 47 -</td>	All Low Side MOSFET $V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125^{\circ}\text{C} (Note 3)$ - 79 22 Low Side MOSFET $V_{DS} = 20 \text{ V}, I_D = 20 \text{ A} (Note 3)$ - 30 Date-to-Source Leakage Current $V_{DS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ - - Drain-to-Source Leakage Current $V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$ - - Drain-to-Source Leakage Current $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ - - ACTERISTICS (Note 3) nput Capacitance $V_{DS} = 400 \text{ V}$ - - Input Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ - 109 - 109 Reverse Transfer Capacitance $V_{DS} = 0 \text{ to } 520 \text{ V}$ - 652 - 123 Effective Output Capacitance $f = 1 \text{ MHz}$ - 2 2 - 123 Gate Resistance $f = 1 \text{ MHz}$ - 2 37.5 - 49 RACTERISTICS (Note 3) I_D = 20 \text{ A} V_{GS} = 0 \text{ to } 10 \text{ V} - 47 Turn-on Time I_D = 20 \text{ A} V_GS = 10 \text{ V} -	All Low Side MOSFET $V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125^{\circ}\text{C} (Note 3)$ - 79 - $22 \text{ Low Side MOSFET}$ $V_{DS} = 20 \text{ V}, I_D = 20 \text{ A} (Note 3)$ - 30 - $50 \text{ average Lawage Current}}$ $V_{DS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ -100 - +100 $50 \text{ ate-to-Source Leakage Current}}$ $V_{DS} = 650 \text{ V}, V_{DS} = 0 \text{ V}$ - - 10 $CTERISTICS$ (Note 3) $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ - - 10 $CTERISTICS$ (Note 3) $V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ - 4864 - $Output Capacitance$ $V_{DS} = 400 \text{ V}$ - 4864 - $Output Capacitance$ $V_{DS} = 0 \text{ V}$ - 109 - $Beverse Transfer Capacitance$ $V_{DS} = 0 \text{ to } 520 \text{ V}$ - 652 - $Ctal Gate Charge$ $V_{DS} = 380 \text{ V}$ - 123 - $Ctal Gate Charge$ $V_{DS} = 380 \text{ V}$ - 123 - $Ctal Gate Charge$ $V_{DS} = 400 \text{ V}$ - 47 -

V _{SD}	Source-to-Drain Diode Voltage	I_{SD} = 20 A, V_{GS} = 0 V	-	0.95	-	V	
T _{rr}	Reverse Recovery Time	$V_{DS} = 520 \text{ V}, I_D = 20 \text{ A},$	-	133	-	ns	
Q _{rr}	Reverse Recovery Charge	d _I /d _t = 100 A/μs (Note 3)	-	669	-	nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Defined by design, not subject to production test

Symbol	Parameter	Rating	Unit
V _{RRM}	Peak Repetitive Reverse Voltage (Note 4)	650	V
E _{AS}	Avalanche Energy (17 A, 1 mH)	144	mJ
١ _F	Continuous Rectified Forward Current, T _C < 148°C	30	А
I _{F,MAX}	Non-Repetitive Forward Surge Current, $T_C = 25^{\circ}C$, 10 µs	1100	А
I _{F,MAX}	Non-Repetitive Forward Surge Current, $T_C = 150^{\circ}C$, 10 μ s	1000	А
I _{FSM}	Non-Repetitive Peak Surge Current (Sine Half Wave, Tp = 8.3 ms)	110	А
PD	Power Dissipation ($T_C = 25^{\circ}C$)	65	W
TJ	Maximum Junction Temperature	-55 to +175	°C
T _C	Maximum Case Temperature	-40 to +125	°C
T _{STG}	Storage Temperature	-40 to +125	°C

Table 4. ABSOLUTE MAXIMUM RATINGS OF THE BOOST DIODE (T_J = 25°C, Unless Otherwise Specified)

4. V_{RRM} and I_F value referenced to TO220-2L Auto Qualified Package Device FFSP3065B_F085

Table 5. ELECTRICAL SPECIFICATIONS OF THE BOOST DIODE (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Test Cond	litions	Min	Тур	Max	Unit
V _{DC}	DC Blocking Voltage	I _R = 200 μA	$T_{C} = 25^{\circ}C$	650	-	-	V
V_{F}	Instantaneous Forward Voltage	I _F = 30 A	$T_{C} = 25^{\circ}C$	-	1.38	1.7	V
			T _C = 125°C	-	1.6	2.0	V
			T _C = 175°C	-	1.72	2.4	V
I _R	Instantaneous Reverse Current	V _R = 650 V	$T_{C} = 25^{\circ}C$	-	0.5	40	μA
			T _C = 125°C	-	1.0	80	μA
			T _C = 175°C	-	2.0	160	μA
Q_{C}	Total Capacitive Charge	V _R = 400 V	$T_{C} = 25^{\circ}C$	-	43	-	nC
С	Total Capacitance	V _R = 1 V	f = 100 kHz		1280		pF
		V _R = 200 V	f = 100 kHz		139		
		V _R = 400 V	f = 100 kHz		108		

Table 6. THERMAL RESISTANCE

Parameters		Min	Тур	Max	Unit
$R_{\theta JC}$ (per MOSFET chip)	Q1,Q2 Thermal Resistance Junction-to-Case (Note 5)	-	0.47	0.66	°C/W
$R_{\theta JS}$ (per MOSFET chip)	Q1,Q2 Thermal Resistance Junction-to-Sink (Note 6)	-	0.95	-	°C/W
$R_{\theta JC}$ (per DIODE chip)	D1,D2 Thermal Resistance Junction-to-Case (Note 5)	-	1.78	2.3	°C/W
$R_{\theta JS}$ (per DIODE chip)	D1,D2 Thermal Resistance Junction-to-Sink (Note 6)	-	3.10	-	°C/W

5. Test method compliant with MIL STD 883-1012.1, from case temperature under the chip to case temperature measured below the package at the chip center, Cosmetic oxidation and discoloration on the DBC surface allowed 6. Defined by thermal simulation assuming the module is mounted on a 5 mm Al–360 die casting material with 30 um of 1.8 W/mK thermal

interface material

Table 7. ISOLATION	solation resistance at tested voltage between the base plate and to control pins or power terr	ninals.)

Test	Test Conditions	Isolation Resistance	Unit
Leakage @ Isolation Voltage (Hi-Pot)	V _{AC} = 5 kV, 50 Hz	100M <	Ω

PARAMETER DEFINITIONS

Reference to Table 3: Parameter of MOSFET Electrical Specifications

BV _{DSS}	Q1, Q2 MOSFET Drain-to-Source Breakdown Voltage The maximum drain-to-source voltage the MOSFET can endure without the avalanche breakdown of the body- drain P-N junction in off state. The measurement conditions are to be found in Table 3. The typ. Temperature behavior is described in Figure 13
V _{GS(th)}	Q1, Q2 MOSFET Gate to Source Threshold Voltage The gate-to-source voltage measurement is triggered by a threshold ID current given in conditions at Table 4. The typ. Temperature behavior can be found in Figure 10
R _{DS(ON)}	Q1, Q2 MOSFET On Resistance RDS(on) is the total resistance between the source and the drain during the on state. The measurement conditions are to be found in Table 3. The typ behavior can be found in Figure 11 and Figure 12 as well as Figure 17
9fs	Q1, Q2 MOSFET Forward Transconductance Transconductance is the gain in the MOSFET, expressed in the Equation below. It describes the change in drain current by the change in the gate-source bias voltage: $g_{fs} = [\Delta I_{DS} / \Delta V_{GS}]_{VDS}$
I _{GSS}	Q1, Q2 MOSFET Gate-to-Source Leakage Current The current flowing from Gate to Source at the maximum allowed VGS The measurement conditions are described in the Table 3.
I _{DSS}	Q1, Q2 MOSFET Drain-to-Source Leakage Current Drain – Source current is measured in off state while providing the maximum allowed drain-to-source voltage and the gate is shorted to the source. IDSS has a positive temperature coefficient.






Figure 3. Timing Measurement Variable Definition

Table 8. PARAMETER OF SWITCHING CHARACTERISTICS

Turn–On Delay (t _{d(on)})	This is the time needed to charge the input capacitance, Ciss, before the load current ID starts flowing. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Rise Time (t _r)	The rise time is the time to discharge output capacitance, Coss. After that time the MOSFET conducts the given load current ID. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Turn–On Time (t _{on})	Is the sum of turn-on-delay and rise time
Turn-Off Delay (t _{d(off)})	td(off) is the time to discharge Ciss after the MOSFET is turned off. During this time the load current ID is still flowing
	The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Fall Time (t _f)	The fall time, tf, is the time to charge the output capacitance, Coss. During this time the load current drops down and the voltage VDS rises accordingly. The measurement conditions are described in the Table 3. For signal definition please check Figure 3 above.
Turn–Off Time (t _{off})	Is the sum of turn-off-delay and fall time


TYPICAL CHARACTERISTICS – MOSFETs






TYPICAL CHARACTERISTICS – MOSFETs

TYPICAL CHARACTERISTICS – MOSFETs





TYPICAL CHARACTERISTICS – DIODES





MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





ISSUE C


A2


С


e1

DATE 03 NOV 2021

Onsemi







NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
A2	4.30	4.50	4.70	
b	0.45	0.50	0.60	
b2	1.15	1.20	1.30	
С	0.45	0.50	0.60	
D	39.90	40.10	40.30	
Ш	33.80	34.30	34.80	
E1	21.70	21.90	22.10	
E2	12.10	12.30	12.50	
е	1.478	1.778	2.078	
e1	2.20	2.50	2.80	
L	12.10	12.40	12.70	
L1	4.80 REF			
L2	7.30	7.60	7.90	
q	36.85	37.10	37.35	
S	3.159 REF			
ØΑ	3.00	3.20	3.40	

GENERIC **MARKING DIAGRAM***

ZZZ ATYWW

NNNNNN

XXXX = Specific Device Code ZZZ = Lot ID = Assembly & Test Location

AT Υ = Year

WW

= Work Week

NNN = Serial Number

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98AON94738G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APMCD-A16 / 12LD, AUTOMOTIVE MODULE		PAGE 1 OF 1	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves				

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

Onsemi

DATE 04 NOV 2021



BOTTOM VIEW

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION; MILLIMETERS
- 3. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS		
DIM	MIN.	NOM.	MAX.
A2	4.30	4.50	4.70
b	0.45	0.50	0.60
b2	1.15	1.20	1.30
с	0.45	0.50	0.60
D	39.90	40.10	40.30
Е	26.20	26.70	27.20
E1	21.70	21.90	22.10
E2	12.10	12.30	12.50
е	1.478	1.778	2.078
e1	2.20	2.50	2.80
L	9.20	9.55	9.90
L1	4.70	5.05	5.40
q	36.85	37.10	37.35
S	3.159 REF		
ØΑ	3.00	3.20	3.40

GENERIC **MARKING DIAGRAM***

777 ATYWW NNNNNN

XXXX = Specific Device Code ZZZ = Lot ID

- AT = Assembly & Test Location
- Υ = Year W
 - = Work Week
- NNN = Serial Number

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON97134G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	APMCD-B16 / 12LD, AUTOMOTIVE MODULE		PAGE 1 OF 1	
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves				

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative