

FEATURES AND BENEFITS

- PHASE/ENABLE/MODE control logic
- · Overcurrent indication
- · Adjustable off-time and blank-time
- Adjustable current limit
- Adjustable gate drive
- Synchronous rectification
- Internal UVLO
- Crossover-current protection
- MOSFET VDS protection
- Voltage output proportional to load current
- Decay mode selection for external PWM

PACKAGES:

20-Pin QFN (suffix "ES")
with Exposed Thermal Pad

20-Pin eTSSOP (suffix "LP")
with Exposed Thermal Pad

Not to scale


DESCRIPTION

Designed for pulse-width-modulated (PWM) control of DC motors, the A4956 is capable of 50 V operation and provides gate drive for an all n-channel external MOSFET bridge.

Input terminals are provided for use in controlling the speed and direction of a DC motor with externally applied PWM control signals. Internal synchronous rectification control circuitry is provided to lower power dissipation during PWM operation.

Internal circuit protection includes VDS protection, thermal shutdown with hysteresis, undervoltage monitoring of VBB, and crossover-current protection.

The A4956 is supplied in a low-profile 4 × 4 mm, 20-contact QFN package (suffix "ES") and a 20-lead eTSSOP (suffix "LP"), both with exposed thermal pad.



Functional Block Diagram

SPECIFICATIONS

Selection Guide

Part Number	Ambient Temperature Range	Packing	Notes	
A4956GESTR-T	–40°C to 105°C	1500 pieces per 7-inch reel		
A4956GLPTR-T	–40°C to 105°C	4000 pieces per 13-inch reel		
A4956KLPTR-T [1]	–40°C to 125°C	4000 pieces per 13-inch reel	AEC-Q100 Qualified	



[1] The A4956KLPTR-T variant is in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The device should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Date of status change: July 1, 2019.

ABSOLUTE MAXIMUM RATINGS


Characteristic	Symbol	Notes	Rating	Unit
Load Supply Voltage	V _{BB}		50	V
Motor Outputs	V _{Sx}	V _{Sx} - V _{SENSE} ; V _{BB} - V _{Sx}	–2 to 52	٧
SENSE	V		-0.5 to 0.5	٧
SENSE	V _{SENSE}	t _W < 500 ns	-4 to 4	V
OCLn	V _{OCLn}		-0.3 to 5.5	V
VREF	V _{REF}		-0.3 to 5.5	V
ISET	V _{ISET}		-0.3 to 5.5	V
AIOUT	V _{AIOUT}		-0.3 to 5.5	V
Logic Input Voltage Range	V _{IN}	PHASE, ENABLE, MODE	-0.3 to 5.5	V
Junction Temperature	TJ		150	°C
Storage Temperature Range	T _S		-55 to 150	°C
On arating Tamparatura Danga	_	Range G	-40 to 105	°C
Operating Temperature Range	T _A	Range K	-40 to 125	°C


THERMAL CHARACTERISTICS (may require derating at maximum conditions, see application information)

Characteristic Symbol		Test Conditions*		Unit
ES Package	Б	4-Layer PCB, 1 in. ² Cu	37	°C/W
LP Package	$R_{ hetaJA}$	4-Layer PCB, 1 in. ² Cu	28	°C/W

^{*}Power dissipation and thermal limits must be observed.







Package ES, 20-Pin QFN Pinouts

Package LP, 20-Pin eTSSOP Pinouts

Terminal List Table

Nama	Number		Function				
Name	ES Package	LP Package	Function				
ISET	1	8	Terminal to set gate drive current				
MODE	2	9	Digital MODE input				
SENSE	3	10	Sense resistor connection, low-side gate return				
GLB	4	11	Gate driver				
GLA	5	12	Gate driver				
GHB	6	13	Gate driver				
SB	7	14	High-side bridge reference				
GHA	8	15	Gate driver				
SA	9	16	High-side bridge reference				
VCP	10	17	Charge pump reservoir cap connection				
CP2	11	18	Charge pump terminal				
VBB	12	19	Supply voltage				
CP1	13	20	Charge pump terminal				
GND	14	1	Ground				
AIOUT	15	2	Analog output proportional to V _{SENSE}				
OCLn	16	3	OCP and OVP output flag, open drain				
VREF	17	4	Analog OCP reference input				
ENABLE	18	5	Digital ENABLE input				
PHASE	19	6	Digital PHASE input				
RC	20	7	Terminal to set blank- and off-time				
PAD	_	-					

ELECTRICAL CHARACTERISTICS: Valid for Temperature Range G version at T_J = 25°C and for Temperature Range K version at T_J = -40°C to 150°C, V_{BB} = 5.5 to 50 V, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
VBB Supply Current	I _{BB}		_	6	10	mA
	I _{BB}	SLEEPn = low, Standby Mode	_	_	5	μA
GATE DRIVE					1	
High-Side Gate Drive Output	V_{GH}	Relative to V_{BB} , I_{GATE} = 200 μ A, V_{BB} = 8 to 50 V	6.5	6.8	7.5	V
g.,	· Gn	Relative to V_{BB} , I_{GATE} = 200 μ A, V_{BB} = 5.5 V	_	5.2	_	V
Low-Side Gate Drive Output	V _{GL}	I _{GATE} = 200 μA, V _{BB} = 8 to 50 V	6.5	6.8	7.5	V
	- GL	I _{GATE} = 200 μA, V _{BB} = 5.5 V	_	5.4	_	V
Gate Drive Pull-Up Current	I _{GPU}	$R_{ISET} = 30 \text{ k}\Omega; V_{GH} = V_{GL} = 4 \text{ V}$	21	30	39	mA
Gate Drive Pull-Down Current	I _{GPD}	$R_{ISET} = 30 \text{ k}\Omega; V_{GH} = V_{GL} = 4 \text{ V}$	47	68	89	mA
Dead-Time	t _{DT}		_	1000	_	ns
Passive Pull-Down Resistance	R _{GPD}		30	50	70	kΩ
LOGIC INPUT AND OUTPUT						
Logic Output Voltage	V _{OCLn}	I = 2 mA, overcurrent detected	_	0.2	0.3	V
Logic Output Leakage	I _{OCLn}	V = 5 V, normal operation	_	_	5	μA
PWM Current Limit Flag Timer	t _{OCLn}		300	500	600	μs
	V _{IH}		2.0	_	_	V
Logic Input Voltage	V _{IL}		_	_	0.8	V
	V _{IL(STANDBY)}	Standby Mode, ENABLE input	_	_	0.4	V
Logic Input Hysteresis	V _{HYS}		_	320	_	mV
Logic Input Pull-Down Resistor	R _{PD}		30	50	70	kΩ
VREF Input Current	I _{VREF}	V _{REF} = 2.5 V	- 5	<1	5	μA
VREF Input Range	V _{REF}		0	_	2.5	V
Current Gain	A _V	V _{REF} / V _{SENSE} , V _{REF} = 2.5 V	9.5	_	10.5	V/V
Input Offset, SENSE	V _{OSSENSE}		-10	_	10	mV
Fixed Off-Time	t _{OFF}	R_{RC} = 30 k Ω , C_{RC} = 1 nF	_	30	_	μs
Percent Fast Decay	P _{FD}	Internal PWM chop	_	13	_	%
Blank-Time	t _{BLK}	$R_{RC} = 30 \text{ k}\Omega$, $C_{RC} = 1 \text{ nF}$	2.1	3	3.9	μs
Standby Timer			0.7	1.0	1.3	ms
Power-Up Delay	t _{pu}	Time until outputs are enabled	_	50	300	μs
AIOUT Gain	A _{IOUT}	V _{AIOUT} / V _{SENSE} , V _{SENSE} = 50 to 200 mV	9	10	11	V/V
Input Offset, AIOUT	V _{OSAIOUT}		-15	_	15	mV
Sample-and-Hold Accuracy	V _{SH(ACC)}		_	15	_	mV
Sample-and-Hold Droop Rate	V _{DROOP}		_	_	1	mV/µs
AIOUT Output Impedance	R _{OUT(AIOUT)}		0.75	1.00	1.45	kΩ
PROTECTION CIRCUITS	,				,	
UVLO Enable Threshold	V _{BB(UVLO)}	V _{BB} rising	5.10	5.25	5.40	V
UVLO Hysteresis	V _{BB(UVLO,HYS)}		200	300	350	mV
VDS Threshold	V _{DSTH}		_	2	_	V
Thermal Shutdown Temperature	T _{JTSD}	Temperature increasing.	150	165	185	°C
Thermal Shutdown Hysteresis	ΔT _J	Recovery = $T_{JTSD} - \Delta T_{J}$	_	30	_	°C
*	That Shutdown Hysteresis ATJ Recovery - L _{JTSD} - ATJ			1		1

^[1] Specified limits are tested at a single temperature and assured over operating temperature range by design and characterization.


 $[\]begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} \end{tabular} \be$




Control Logic

PHASE	ENABLE	MODE	10 × V _{SENSE} > V _{REF}	OUTA	OUTB	Function
Х	0 (>1ms)	Х	х	Z	Z	Sleep (Standby) Mode
0	0 (<1ms)	0	false	Н	L	EN Chop, Fast Decay SR *
1	0 (<1ms)	0	false	L	Н	EN Chop, Fast Decay SR *
0	1	Х	false	L	Н	Reverse
1	1	Х	false	Н	L	Forward
Х	0 (<1ms)	1	false	L	L	Slow Decay SR (Brake)
0	1	Х	true	H/L	L	Internal Chop Reverse, Mixed Decay *
1	1	Х	true	L	H/L	Internal Chop Forward, Mixed Decay *

^{*} In fast decay, outputs change to high-Z state when load current approaches zero, to prevent reversal of current.



OCLn output function is described in the Functional Description section.



- A. Internal OCL chop. AIOUT holds while SENSE voltage varies during the mixed-decay off-time.
- B. ENABLE chop, MODE = high (slow decay). AIOUT holds while SENSE voltage drops to 0 V during slow decay.
- C. Slow-decay timeout. AlOUT is forced to 0 V 300 μs after ENABLE goes low.
- D. ENABLE chop, MODE = low (fast decay). AIOUT tracks V_{SENSE} and thus is clamped at 0 V during fast decay.



FUNCTIONAL DESCRIPTION

Device Operation

The A4956 is designed to operate DC motors. The output drivers are capable of 50 V with gate-driver capability for an all N-channel external MOSFET H-bridge. Control logic includes synchronous rectification to reduce power dissipation. Current limit is regulated by fixed off-time pulse-width-modulated (PWM) control circuitry.

Internal PWM Current Control

Peak current is regulated by monitoring the voltage on an external sense resistor.

$$I_{PEAK} = \frac{V_{REF}}{(10 \times R_{SENSE})}$$

When the peak current is exceeded, the source driver turns off for a fixed period t_{OFF} to chop the current. The outputs operate in mixed-decay mode during t_{OFF} . Refer to the Fixed Off-Time Setting section to set t_{OFF} .

The internal current-sense circuit is ignored for t_{BLANK} after PWM transitions. The comparator output is blanked to prevent false overcurrent detection due to reverse recovery currents of the clamp diodes, or switching transients related to the capacitance of the load, or both. Refer to the Blank-Time Setting section to set t_{BLANK} .

Brake

It is important to note that the internal PWM current control circuit will not limit the current when braking, since the current does not flow through the sense resistor. The maximum current can be approximated by $V_{BEMF} \, / \, R_{MOTOR}.$ Care should be taken to ensure that the maximum ratings of the external MOSFET are not exceeded in worst-case braking situations of high speed and high inertial loads.

ISET

A resistor from ISET terminal to ground sets the magnitude of the gate current. The sink and source current ratios are fixed at approximately 2-to-1 where the pull-down current is approximately two times the pull-up current. $R_{\rm ISET}$ should be between 15 and 150 $k\Omega$.

The formula for determining the gate drive is:

$$I_{GATE_HS}(mA) = 1.9 + \frac{900}{R_{ISET}(k\Omega)}$$

$$I_{GATE_LS}(mA) = 3.5 + \frac{1700}{R_{ISET}(k\Omega)}$$

RC

The RC terminal is used to set both fixed off-time and blank-time for the internal PWM current control. Refer to the following three sections to select RC component values.

Fixed Off-Time Setting

The internal PWM current-control circuitry uses a one-shot to control the time the drivers remain off. The one-shot off-time (t_{OFF}) is determined by the selection of an external resistor and capacitor connected from the RC timing terminal to ground. The off-time, over a range of values of $C_{RC} = 470$ to 1500 pF and $R_{RC} = 12$ to $100~k\Omega$, is approximated by:

$$t_{OFF} = R_{RC} \times C_{RC} + dead time$$

Blank-Time Setting

This circuit blanks the output of the current-sense comparator when the outputs are switched by the internal current-control circuitry or by an external PWM chop command. The comparator blanking time, $t_{\rm BLANK}$, is determined by the selection of an external resistor and capacitor connected from the RC timing terminal to ground, and is approximated by:

$$t_{\scriptscriptstyle BLANK} = 2.6~\mu s \times C_{\scriptscriptstyle RC}~(nF) \times e^{(3.6/R_{\scriptscriptstyle RC}(k\Omega))}$$

MODE

The input terminal MODE is used to select the bridge behavior when the ENABLE input is brought low. Slow-decay or fast-decay mode can be selected. A logic high on the terminal puts the device in slow-decay mode.

Slow Decay

In slow-decay mode, the low-side switch stays on and the high-side switch turns off. Due to the synchronous rectification feature, the complementary low-side switch turns on after a dead-time.



A4956

Full-Bridge PWM Gate Driver

Fast Decay SR

In fast-decay mode, the high-side and low-side switches turn off, and the complementary pair of switches is turned on, effectively reversing the voltage polarity across the motor winding.

Mixed Decay

When the peak current is reached, as set by the sense resistor and voltage on VREF, the PWM current limiter initiates an off-time. The off-time is determined by the resistor and capacitor on the RC terminal. In mixed-decay mode, the driver will initiate a fast decay, after a dead-time, for 13% of the programmed off-time. After the fast-decay time expires, the bridge will switch to slow decay for the remaining off-time. When the bridge is operating in fast decay, it will internally prevent current reversal by putting the bridge in a high-Z state if the current through the sense resistor falls close to zero.

OCLn Output

An open drain logic output will be driven low to indicate system operation. The OCLn terminal is driven low under two conditions:

- When the system is limiting current to value set by V_{REF} and R_{SENSE}. Once overcurrent events are no longer detected, the A4956 will release the indication after a time t_{OCLn}.
- 2. When a VDS fault is detected, the OCLn terminal is driven low. It is released when the fault is reset.

The OCLn terminal, in combination with the AIOUT terminal, can provide valuable information about how the system is behaving:

- Overcurrent events can indicate a motor stall condition, in which case the system controller can respond to the fault condition by reducing PWM duty. When OCLn is low and the voltage on AIOUT is greater than 0 V, the controller is actively limiting current with the internal, fixed off-time PWM current limiter.
- In the case of a VDS fault, the OCLn terminal is also driven low, but the AIOUT voltage will be 0 V, because the bridge has been disabled. This notifies the user that a VDS fault has occurred and the driver has been disabled.

AIOUT

An analog output can be used to monitor current through the external sense resistor (if used). The SENSE voltage is gained by a factor of 10 and fed to the AIOUT terminal. A sample-and-hold circuit is used to capture the voltage across the sense resistor and holds it during periods when the voltage is not representative of

the current in the motor. The AIOUT Output diagram illustrates when the voltage is held. The held voltage will droop at a rate equal to V_{DROOP} . In the case of a VDS fault on the bridge, the AIOUT terminal will be discharged to zero volts.

Charge Pump

The Charge Pump is used to generate a supply above V_{BB} to drive the high-side MOSFETs. The VCP voltage is internally monitored and, in the case of a fault condition, the outputs of the device are disabled.

MOSFET VDS Protection

The drain-to-source voltage is monitored across the MOSFET any time the MOSFET is on. If the voltage across the MOSFET exceeds $V_{\rm DSTH}$, the bridge is disabled and latched off.

In order to prevent false VDS faults, the VDS monitor is blanked immediately after any MOSFET is turned on. The VDS monitor waits for a blank-time defined by the components on the RC terminal before monitoring the VDS level. During the off-time when SR is active, VDS blanking is fixed at $1~\mu s$.

VDS Fault

When a VDS fault occurs, and the bridge is disabled, and the fault is latched, the OCLn terminal is immediately driven low. The latch can only be reset by going into standby or by dropping VBB below the UVLO threshold.

Standby Mode

Low power standby mode is activated when ENABLE is held logic LOW for t_{STB} (typically 1 ms). Standby mode disables most of the internal circuitry, including the charge pump and internal regulator. Enable must be higher for greater than 20 μ s typical to wake the device from sleep mode. When coming out of standby mode, the A4956 requires up to 300 μ s before the outputs can respond to input commands.

TSD


If the die temperature increases to approximately T_{TSD} , the full bridge outputs will be disabled until the internal temperature falls below T_{TSD} minus a hysteresis level of T_{HYS} .


Fault Shutdown


In the event of a fault due to excessive junction temperature, or low voltage on VCP or VBB, the outputs of the device are disabled until the fault condition is removed. At power-up, the UVLO circuit disables the drivers until the UVLO thresholds are exceeded.





TERMINAL CIRCUIT DIAGRAMS




















PACKAGE OUTLINE DRAWINGS


For Reference Only – Not for Tooling Use
(Reference Allegro DWG-0000222 Rev. 4 or JEDEC MO-220WGGD)
Dimensions in millimeters – NOT TO SCALE Exact case and lead configuration at supplier discretion within limits shown





PCB Layout Reference View





Lines 1, 2, 3 = 6 characters

Line 1: Part Number Line 2: 4 digit Date Code Line 3: Characters 5, 6, 7, 8 of Assembly Lot Number

Pin 1 Dot top left Center align

Terminal #1 mark area

Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)

Reference land pattern layout (reference IPC7351 QFN50P400X400X80-21BM); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIAJEDEC Standard JESD51-5)

Coplanarity includes exposed thermal pad and terminals Branding scale and appearance at supplier discretion.

ES Package, 20-Pin QFN with Exposed Thermal Pad



NOT TO SCALE Dimensions in millimeters Exact case and lead configuration at supplier discretion within limits shown 6.50 ±0.10 0.20 3.00 4.40 ±0.10 6.40 ±0.20 1.00 REF 0.60 ±0.15 **←** 0.25 BSC С 1.20 MAX SEATING PLANE 0.10 SEATING 🛦 - GAUGE PLANE PLANE 0.65 BSC 0.15 0.00 0.45 ← 0.65 NNNNNN AYYWW LLLLLLL 1.70 1**00000** N = Device part number \mathcal{A} = Supplier emblem Y = Last two digits of year of manufacture W = Week of manufacture 6.10 3.00 L = Lot number A Terminal #1 mark area Reference land pattern layout (reference IPC7351 SOP65P640X110-21M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5) Exposed thermal pad (bottom surface) Branding scale and appearance at supplier discretion B PCB Layout Reference View

For Reference Only – Not for Tooling Use (Reference MO-153 ACT)

LP Package, 20-Pin eTSSOP with Exposed Thermal Pad



A4956

Full-Bridge PWM Gate Driver

Revision History

Number	Date	Description	
_	February 12, 2015	Initial Release	
1	July 14, 2015	Updated functional block diagram (page 1); added packing information (page 2); changed references to LSS to SENSE.	
2	November 30, 2017	Updated ISET section (page 6) and Standby Mode section (page 7)	
3	January 11, 2019	Minor editorial updates	
4	July 9, 2019	Updated A4956KLPTR-T product variant status to Not for New Design	
5	July 19, 2021	Updated ES-20 package drawing (page 9)	

Copyright 2021, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

