

STL52DN4LF7AG

Automotive-grade dual N-channel 40 V, 9 mΩ typ., 18 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 DI

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL52DN4LF7AG	40 V	16 mΩ	18 A



- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL52DN4LF7AG	52DN4LF7	PowerFLAT™ 5x6 double island	Tape and reel

December 2017 DocID029278 Rev 4 1/16

Contents STL52DN4LF7AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	3
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 double island WF type R package information. 10	D
	4.2	Packing information1	3
5	Revisio	n history15	5

STL52DN4LF7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	18	Α
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	18	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	72	Α
Ртот	Total dissipation at T _C = 25 °C	65	W
T _{stg}	Storage temperature range	FF to 17F	°C
TJ	Operation junction temperature range	-55 to 175	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.3	9000
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	32	°C/W

Notes:

⁽¹⁾Drain current is limited by package, the current capability of the silicon is 46 A at 25 °C and 33 A at 100 °C.

⁽²⁾Pulse width limited by safe operating area

 $^{^{(1)}\!}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

Electrical characteristics STL52DN4LF7AG

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	40			>
IDSS	Zero gate voltage drain current	V _{GS} = 0 V V _{DS} = 40 V			10	μΑ
Igss	Gate-body leakage current	V _{GS} = ± 20 V, V _{DS} = 0 V			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.5		2.5	V
D-ac	Static drain-source	V _{GS} = 10 V, I _D = 6 A		9	16	mΩ
R _{DS(on)}	on-resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 6 \text{ A}$		12	20	11122

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1	500	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	1	140	ı	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	20	-	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 12 \text{ A},$	ı	9.4	1	nC
Q_{gs}	Gate-source charge	V _{GS} = 0 to 10 V	ı	1.6	ı	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	2	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 32 \text{ V}, I_D = 6 \text{ A},$	1	6.5	ı	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	5	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching times"	-	48	-	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	1	14.5	1	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		ı		18	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		72	А
V _{SD} ⁽³⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	-		1.3	>
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/μs	-	18		ns
Qrr	Reverse recovery charge	V _{DD} = 32 V (see Figure 15: "Test circuit for inductive	-	7.5		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")		0.8		Α


Notes:


 $^{^{(1)}\}mbox{D}\mbox{rain current}$ is limited by package, the current capability of the silicon is 46 A at 25 °C.


⁽²⁾ Pulse width limited by safe operating area.


 $^{^{(3)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)















Figure 8: Capacitance variations $C \qquad \qquad GIPG080220171325CVR \qquad \qquad C_{ISS}$ $10^2 \qquad \qquad \qquad C_{OSS}$ f = 1 MHz C_{RSS} $10^1 \qquad \qquad \qquad C_{RSS}$







Test circuits STL52DN4LF7AG

3 Test circuits




Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ


Vos 1 kΩ 1 kΩ

AM01466v1

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 double island WF type R package information

Figure 19: PowerFLAT™ 5x6 double island WF type R package outline






Table 8: PowerFLAT™ 5x6 double island WF type R mechanical data

	TOWOII EXT OXO GOGDI	mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
D7	1.68		1.98
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E8	0.55		0.75
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°





STL52DN4LF7AG Package information

4.2 Packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



Package information STL52DN4LF7AG

R0.50

R25.00

Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

STL52DN4LF7AG Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes		
28-Apr-2016	1	First release.		
20-Jun-2016	2	Updated Figure 1: "Internal schematic diagram" and Section 7.1: "PowerFLAT™ 5x6 double island WF type R package information" Minor text changes.		
13-Sep-2016	3	Updated Section 5: "Electrical characteristics"		
18-Dec-2017	4	Datasheet promoted from preliminary data to production data. Modified title. Modified Table 4: "On/Off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode". Added Section 5.1: "Electrical characteristics (curves)". Minor text changes.		

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

