# **MOSFET** – Single N-Channel

### 150 V, 4.4 mΩ, 187 A

## NTBLS4D0N15MC

### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- Lowers Switching Noise/EMI
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### **Typical Applications**

- Power Tools, Battery Operated Vacuums
- UAV/Drones, Material Handling
- BMS/Storage, Home Automation

### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

,						
Symbol	Parar	Value	Unit			
$V_{DSS}$	Drain-to-Source Voltaç	150	V			
$V_{GS}$	Gate-to-Source Voltag	е		±20	V	
I <sub>D</sub>	Continuous Drain Current R <sub>θJC</sub> (Note 2)	Steady State	T <sub>C</sub> = 25°C	187	Α	
P <sub>D</sub>	Power Dissipation $R_{\theta JC}$ (Note 2)			316	W	
Ι <sub>D</sub>	Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T <sub>A</sub> = 25°C	19	А	
P <sub>D</sub>	Power Dissipation R <sub>θJA</sub> (Notes 1, 2)			3.4	W	
I <sub>DM</sub>	Pulsed Drain Current	T <sub>A</sub> = 25°C	c, t <sub>p</sub> = 10 μs	2255	Α	
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range			-55 to 175	°C	
I <sub>S</sub>	Source Current (Body Diode)			263	Α	
E <sub>AS</sub>	Single Pulse Drain-to-Source Avalanche Energy (I <sub>L</sub> = 81.5 A <sub>pk</sub> , L = 0.1 mH)			332	mJ	
TL	Lead Temperature Sold Soldering Purposes (1/			260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 in<sup>2</sup> pad size, 1 oz Cu pad.
- 2. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.



### ON Semiconductor®

### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
150 V	4.4 mΩ @ 10 V	187 A
	4.9 mΩ @ 8 V	



**N-CHANNEL MOSFET** 



H-PSOF8L 11.68x9.80 MO-299A CASE 100CU

### **MARKING DIAGRAM**



&Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

4D0N15MC = Specific Device Code

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTBLS4D0N15MC	MO-299A (Pb-Free)	2000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### THERMAL RESISTANCE RATINGS

Symbol	Parameter	Max	Unit
$R_{ hetaJC}$	Junction-to-Case - Steady State (Note 2)	0.5	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Note 2)	43	

Symbol	Parameter	Test Co	ondition	Min	Тур	Max	Unit
OFF CHARACT	FERISTICS	-		-	•	-	-
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		150	_	-	V
V <sub>(BR)DSS</sub> / T <sub>J</sub>	Drain-to-Source Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, ref	to 25°C	-	30.23	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C	-	-	1	μΑ
		V <sub>DS</sub> = 120 V	T <sub>J</sub> = 125°C	-	_	10	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{DS} = 0 V, V_{GS}$	= ±20 V	-	_	±100	nA
N CHARACTI	ERISTICS						
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D =$	584 μΑ	2.5	3.7	4.5	V
V <sub>GS(TH)</sub> / T <sub>J</sub>	Negative Threshold Temperature Coefficient	I <sub>D</sub> = 250 μA, ref	to 25°C	-	-10.12	-	mV/°C
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> =	= 80 A	-	3.1	4.4	mΩ
		V <sub>GS</sub> = 8 V, I <sub>D</sub> = 53 A		-	3.5	4.9	
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 80 A		-	174	-	S
R <sub>G</sub>	Gate-Resistance	T <sub>A</sub> = 25°C		-	1.3	-	Ω
HARGES & C	APACITANCES			•	•		
C <sub>ISS</sub>	Input Capacitance	V <sub>GS</sub> = 0 V, f = 1	MHz,	_	7490	-	pF
C <sub>OSS</sub>	Output Capacitance	V <sub>DS</sub> = 75 V		-	2055	-	1
C <sub>RSS</sub>	Reverse Transfer Capacitance			-	27.2	-	1
Q <sub>G(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 10 V, V <sub>D</sub>	<sub>S</sub> = 75 V,	_	90.4	-	nC
Q <sub>G(TH)</sub>	Threshold Gate Charge	I <sub>D</sub> = 80 A		-	24.7	-	1
$Q_{GS}$	Gate-to-Source Charge			-	40.2	-	1
$Q_{GD}$	Gate-to-Drain Charge			-	12.6	-	1
$V_{GP}$	Plateau Voltage			-	5.7	-	V
Q <sub>OSS</sub>	Output Charge	$V_{GS} = 0 \text{ V, } V_{DS}$	= 75 V	-	251	-	nC
WITCHING CI	HARACTERISTICS, V <sub>GS</sub> = 10 V (Note 3)						
t <sub>d(ON)</sub>	Turn-On Delay Time	V <sub>GS</sub> = 10 V, V <sub>DS</sub>	<sub>S</sub> =75 V,	_	47	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> = 80 A, R <sub>G</sub> =	ρΩ	_	115	-	1
t <sub>d(OFF)</sub>	Turn-Off Delay Time	1		-	58	-	1
t <sub>f</sub>	Fall Time	1		_	11	_	<u> </u>
RAIN-SOUR	CE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Forward Diode Voltage	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C	-	0.86	1.2	V
		I <sub>S</sub> = 80 A	T <sub>J</sub> = 125°C	-	0.75	_	1

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
t <sub>RR</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, \text{ dI}_{S}/\text{dt} = 100 \text{ A}/\mu\text{s},$	_	84	-	ns
t <sub>a</sub>	Charge Time	I <sub>S</sub> = 80 A	_	55	-	
t <sub>b</sub>	Discharge Time		_	29	-	
Q <sub>RR</sub>	Reverse Recovery Charge		-	180	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures

### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V<sub>GS</sub>




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics (Junction-to-Ambient)





### H-PSOF8L 11.68x9.80 CASE 100CU **ISSUE B**

#### **DATE 20 MAY 2022**



5.10--4 45-2.95 8.10 4.99 2.04 2 90 13,28 1.46 0.60 0.86 2.80 1.20 0.80 Α

10.20

### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

#### NOTES:

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. 3. CONTROLLING DIMENSION: MILLIMETERS.
- 4. COPLANARITY APPLIES TO THE EXPOSED WELL AS THE TERMINALS.
- 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

AD1	Ф ааа (М С А В
1 8 1 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	11 +
——————————————————————————————————————	GENERIC MARKING DIAGRAM*  AYWWZZ  XXXXXXXX  XXXXXXXX

Α

WW

ZΖ

DIM	MIL	LIMETE	RS
DIW	MIN.	NOM.	MAX.
Α	2.20	2.30	2.40
A1	1.70	1.80	1.90
b	0.70	0.80	0.90
b1		8.00 REF	:
С	0.40	0.50	0.60
c1	0.10		
D	9.70	9.80	9.90
D1	9.80	9.90	10.00
D2	4	4.73 BSC	;
D3		0.40 REF	=
D4	;	3.75 BSC	;
D5		1.20	
D6	7.40	7.50	7.60
D7		3.30 REF	
Е	11.58	11.68	11.78
E1	10.28	10.38	10.48
E2	0.60	0.70	0.80
E3	;	3.30 REF	: 1
E4		2.60	
E5		3.30	

DIM	MII	LIMETE	RS	
DIW	MIN.	NOM.	MAX.	
E6	_	0.65		
E7		7.15 REF	:	
E8	6.55	6.65	6.75	
E9		5.89 BSC	)	
E10		5.19 BSC	)	
E11		0.10 REF	:	
е		1.20 BSC	;	
e/2		0.60 BSC	;	
e1		8.40 BSC	)	
K	2.43	2.53	2.63	
L	1.90	2.00	2.10	
L2	0.50	0.60	0.70	
z		0.35 REF	•	
θ	0°		12°	
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

= Assembly Location = Year = Work Week = Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER: 98AON13813G		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	H-PSOF8L 11.68x9.80		PAGE 1 OF 1		

XXXX = Specific Device Code

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative