

FEATURES

# 12- and 14-Bit Hybrid Synchro/ **Resolver-to-Digital Converters**



The SDC/RDC1767 and SDC/RDC1768 are hybrid, continuous tracking synchro- or resolver-to-digital converters which employ a type 2 servo loop and contain three-state latches on the digital outputs.

The input signals can either be 3-wire synchro plus reference or 4-wire resolver format plus reference depending on the option; and the outputs are presented in TTL compatible parallel natural binary buffered by three-state latches.

The three-state output facility, which has separate ENABLE inputs for the most significant 8 bits and the least significant 4 bits (or 6 bits in the case of the SDC/RDC1768), not only simplifies multiplexing of more than one device onto a single data bus, but also enables the INHIBIT to be used without opening the internal converter loop.

An outstanding feature of these converters is that although the profile height is only 0.28 inches (7.1mm) they contain internal transformers which provide for true isolation on the signal and reference inputs.

The converters are hermetically sealed in a metal 32-pin dual-in-line package.

To ensure a high level of reliability each converter receives a stringent pre-cap visual inspection, constant acceleration, final electrical test, burn-in and gross leak test.

Devices that are processed in accordance with MIL-STD-883, Method 5008, Class B, receive further levels of testing and screening to ensure extremely high levels of reliability.

#### \*Unique Feature

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

onverters described in this

±8.5 arc minutes and a resolution of 5.3 arc minutes, with the addition of analog velocity output-error output and increased tracking rate, over our model SDC174

Model SDC1768XYZ is a 14-bit converter with an accuracy overall of  $\pm 5.3$  arc minutes and a resolution of 1.3 arc minutes with the addition of analog velocity output-error output, over our model SDC1740.

Both models have an operating temperature range of -55°C to + 125°C.

The XYZ code defines the option as follows: (X) signifies the operating temperature range, (Y) signifies the reference frequency, (Z) signifies the signal and reference voltage and whether it will accept synchro or resolver format.

More information about the option codes is given under the heading of "Ordering Information".

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Tel: 617/329-4700 Twx: 710/394-6577 Telex: 924491 Cables: ANALOG NORWOODMASS

# SPECIFICATIONS (typical @ + 25°C, unless otherwise noted)

Models	SDC/RDC1767	SDC/RDC1768
ACCURACY <sup>1,2</sup> (max error on all options)	$\pm$ 8.5 arc min	$\pm$ 5.3 arc min
RESOLUTION	12 Bits $(1LSB = 5.3 \operatorname{arc} \operatorname{min})$	14 Bits $(1LSB = 1.3 \operatorname{arc min})$
OUTPUT	12-Bits Parallel Natural Binary	14-Bit Parallel Natural Binary
SIGNAL & REFERENCE FREQUENCY	400Hz or 2.6kHz	*
SIGNAL VOLTAGE (Line-to-Line)	90V, 26V or 11.8V rms	*
SIGNAL IMPEDANCE		
90V Signal	200k (Resistive)	*
26V Signal	57.7k (Resistive)	*
11.8V Signal	26k (Resistive)	*
REFERENCE VOLTAGE	115V, 26V or 11.8V rms	*
REFERENCE IMPEDANCE		
115 <del>V Rs</del> terence	120k (Resistive)	*
11.8V Reference	12.3k (Resistive)	*
TRANSFORMER SOLATION)	350V dc	*
TRACKING ATE (min)	36 R.P.S.	18 R.P.S.
ACCELERATION CONSTANT (K.)	156 800 sec <sup>2</sup>	55,000/sec <sup>2</sup>
STEP RESPONSE (179° Step for Settling to 1LSB of Error)	55ms	50yms
POWERLINES		
+ 15V - 15V + 5V	14mA (typ) 17mA (max) 14mA (typ) 16mA (max) 60mA (typ) 72mA (max)	
POWER DISSIPATION	0.72 Watts (typ) 0.86 Watts (max)	
DATA LOGIC OUTPUT <sup>3</sup>	6 TTL Loads	*
BUSY OUTPUT LOGIC LOADING <sup>2</sup>	2 TTL Loads	*
BUSY LOGIC OUTPUT WIDTH	1.2µs(typ)3µs(max)	*
VELOCITY OUTPUT Scaling	± 10V ± 1mA @ max tracki (max tracking rate = guaran	ing rate for the converter nteed min plus 50%)
ERROR OUTPUT $\pm 1$ mA max		
Normal Operation	$\leq \pm 30 \text{mV}$	*
		*
ENIADI E INDUTS (** ENIADI E <sup>14</sup>	Logic 0 111L Load	
TEMPERATUREDANCE	Logic W I I I L Load	P
Operating	$-55^{\circ}C_{10} + 125^{\circ}C_{10}$	*
Storage	$-65^{\circ}$ C to $+150^{\circ}$ C	*
DIMENSIONS	$1.74'' \times 1.14'' \times 0.28''$	*
WEIGHT	0.8 oz (23 grams)	*

NOTES <sup>1</sup>Specified over the appropriate operating temperature range and for: (a)  $\pm$  10% signal and reference amplitude variation; (b) 10% signal and reference harmonic distortion; (c)  $\pm$  15% power supply variation;

(d)  $\pm 10\%$  variation in reference frequency. <sup>2</sup>2.6kHz options accuracy decreases 1 × 1.3 arc min on SDC/RDC1768.

<sup>3</sup>Schottky logic loading rules apply. <sup>4</sup>ENABLE M enable most significant 8 bits. ENABLE L enable least significant 4 bits

(or 6 bits for SDC/RDC1768).

\*Specifications same as SDC/RDC1767.

Specifications subject to change without notice.

#### THEORY OF OPERATION

If the unit is a synchro-to-digital converter the 3-wire synchro output will be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format.

i.e.,  $V_1 = K E_O Sin \omega t Sin \theta$  $V_2 = K E_O Sin \omega t Cos \theta$ 

Where  $\theta$  is the angle of the synchro shaft.

If the unit is a resolver-to-digital converter, the 4-wire resolver output will be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, assume that the current word state of the up-down counter is  $\phi$ .

The  $V_1$  is multiplied by Cos  $\phi$  and  $V_2$  is multiplied by Sin  $\phi$  to give:



Sin  $(\theta - \phi)$ . When this is accomplished, the word state of the up-down counter  $(\phi)$  equals, within the rated accuracy of the converter, the synchro

Assuming that the  $\overline{\text{(INHIBIT)}}$  is at a logic high state, then the digital word  $\theta$  will be strobed into the latches 1µs after the updown counter has been updated. If the three state  $\overline{\text{(ENABLE)}}$  is at a logic low, then the digital output word will be presented to the output pins of the unit.



# DATA TRANSFER

shaft angle  $\theta$ .

Data transfer from the converters is straightforward.

Consider the timing sequence shown in the timing diagram which assumes that the input to the converter is changing.

From this diagram, it can be seen that there are two ways to transfer data.

One method is to detect the state of the BUSY signal, which is high for up to  $1.2\mu s$  (typical) while the updown counters and latches are settling, and transfer data when it is in a low state.

An alternative method is to use the "INHIBIT" input. As can be seen from the functional diagram, application of the "INHIBIT" prevents the two monostables being triggered and consequently the latches being updated. Therefore, it follows that data will always be valid after 3µs has elapsed from the application of the INHIBIT (i.e., taken to logic low). It can also be seen that this method of data transfer is valid regardless of when INHIBIT is applied.

The three-state  $\overline{\text{ENABLE}}$  can be used at any time in order to present the data in the latches to the output pins.  $\overline{\text{ENABLE M}}$  cnables the most significant 8 bits while  $\overline{\text{ENABLE L}}$  enables the least significant 4 bits (6 bits in the case of the SDC/RDC1768).

Note that the operation of the internal converter loop cannot be affected in any way by the logic state present on the INHIBIT and ENABLE pins.



#### CONNECTING THE CONVERTER

The electrical connections to the converter are straightforward. The power lines, which must not be reversed, should be connected to the "+15V", "-15V" and "+5V" pins with the common connection to the ground pin "GND". It is suggested that a parallel combination of a  $0.1\mu$ F and a  $6.8\mu$ F capacitor is placed in each of the three positions from "+15V" to "GND", from "-15V" to "GND" and from "+5V" to "GND".

The pin marked "case" is connected electrically to the case and should be taken to a convenient zero volt potential in the system.

The digital output is taken from pin "1" through to pin "12" for the SDC/RDC1767 and pin "1" through to pin "14" for the SDC/RDC1768 where pin "1" is the MSB.

The reference connections are made to " $R_{HI}$ " and " $R_{I,O}$ ". In the case of a synchro, the signals are connected to "S1",

"S2" and "S3" according to the folowing convention:

E <sub>S1-S3</sub>	=	ERLO-RHI	Sin	ωt	Sin	0		
E <sub>S3-S2</sub>	=	ERI.0-RHI	Sin	ωt	Sin	(0	+	120°)
Es2-SI	_	ERLO-RHI	Sin	ωt	Sin	(0	+	240°)

For a resolver, the signals are connected to "S1", "S2", "S3" and "S4" according to the following convention:

 $E_{S1-S3} = E_{RL0-RHI} Sin \omega t Sin \theta$ 

 $E_{S2-S4} = E_{RHI-RLO} Sin \omega t Cos 0$ 

The "BUSY", "INHIBIT" and "ENABLE" pins should be connected as described under the heading "Data Transfer".

#### **RESISTIVE SCALING OF INPUTS**

extra volt of reference in series with "RHI

A feature of these converters is that the signal and reference inputs can be resistively scaled to accommodate any range of input signal and reference voltages.

This means that a standard converter can be used with a personality care in systems where a wide range of input and reference voltages are encountered.

calculate the values of the To external scaling esistors in the of a synchro converter, add 1.11k per extra voit of signal "S1 , "S2" and "SB", and 1kn per extra volt of in series with reference in series with Ru In the case of a resolver-to-digital co add 2 2 k(1) in nverter. series with "S1" and "S2" per extra volt of signal and 1k() per

VELOCITY OUTPUT

An internal control signal of the Type II tracking converter is voltage proportional to the input angular velocity. The voltage is negative for increasing angle and positive for decreasing angle. The values of these voltages for the different models is shown under the specification section. This voltage forming part of the internal control closed loop is not tightly controlled or characterized.

#### **ERROR OUTPUT**

An output voltage is provided that originates in the control loop near the Sin (0 - 0) null point. This voltage is not linear with error and should only be used as a BUILT IN TEST POINT.

While the converter is operating within the specified limits this voltage will remain below  $\pm 30$ mV. However, if the converter fails to track the input angle, or when the input acceleration is too great, there will be a sudden transition to  $\pm 200$ mV.

#### DYNAMIC PERFORMANCE

The transfer function of the converter is given below:



Open loop gain:

$$\frac{\theta_{\text{OUT}}}{\theta_{\text{IN}}} = \frac{\text{K}_{\text{a}}}{\text{S}^2} \cdot \frac{1 + \text{ST}_1}{1 + \text{ST}_2}$$

Closed loop gain:

$$\frac{\theta_{OUT}}{\theta_{IN}} = \frac{1 + ST_1}{1 + ST_1 + \frac{S^2}{K_2} + \frac{S^3 T_2}{K_2}}$$

Model SDC/RDC1767



A tracking converter employing a type 2 servo loop does not suffer any velocity lag; however, there is an additional error du to acceleration. This additional error can be defined using the acceleration constant  $K_a$  of the converter.

 $K_a = \frac{\text{Input acceleration}}{\text{Error in output angle}}$ 

The numerator and denominator have the same units.  $K_a$  does not define maximum acceleration only the error due to acceleration, maximum acceleration is in the region of 5 times the  $K_a$  figure.

An example using the  $K_a$  of the SDC/RDC1768.

Acceleration of 5 revolutions sec<sup>-2</sup> with  $K_a = 55,000$ 

error in LSB's = 
$$\frac{5 \times 16,384}{55,000} = 1.5$$
LSB.



potential.

## **OTHER PRODUCTS**

Many other hybrid products concerned with the conversion of synchro data are manufactured by us, some of which are listed below. If you have any questions about our products or require advice about their use for a particular application, please contact our Applications Engineering Department.

As well as this range of hybrid converters, we manufacture an extensive range of modular products for synchro data conversion, with operating temperature ranges of 0 to +70°C and -55°C to + 105°C.

digital converters with transformer isolation similar to the SDC1767, SDC1768 described in this data sheet, but without

the velocity and error output, and at reduced cost.

Inductosyn is a trademark of Farrand Industries Inc.

## RELIABILITY

The reliability of these products is very high due to the extensive use custom chip circuits that decreases the active components.

Calculations of the MTBF figure under various environmental conditions are available on request.

As an example of the Mean Time Between Failures (MTBF) calculated according to MIL-HDBK-217D, the curve below



# ORDERING INFORMATION

When ordering, the converter part numbers should be suffixed by an option code in order to fully define them. All the standard options and their option codes are shown below. For options not shown, please consult the factory.

2009

8. External Visual Inspection

**OUTLINE DIMENSIONS** 

PACKAGING SPECIFICATIONS

Dimensions shown in inches and (mm).

ANALOG DEVICES





0830-20-4/84