

CMOS 10-Bit, Buffered Multiplying D/A Converter

AD7522

FEATURES

10-Bit Resolution
8-, 9- & 10-Bit Linearity
Microprocessor Compatible
Double Buffered Inputs
Serial or Parallel Loading
DTL/TTL/CMOS Direct Interface
Nonlinearity Tempco: 2ppm of FSR/°C
Gain Tempco: 10ppm of FSR/°C
Very Low Power Dissipation

Feedthrough



GENERAL DESCRIPTION

The AD7522 is a monolithic CMOS 10-bit multiplying D/A converter, with an input buffer and a holding register, allowing direct interface with microprocessors. Most applications require the addition of only an operational amplifier and a reference voltage.

The key to easy interface to a data bus is the AD7522's ability to load the input buffer in two bytes (an 8-bit and a 2-bit byte), and subsequently move this data to a holding register, where the digital word is converted into an analog current or voltage (with external operational amplifier). The input loading of either 8 or 10 bits can be done in a parallel or serial mode.

The AD7522 is packaged in a 28-pin DIP, and operates with a +15V main supply at 2mA max, and a logic supply of +5V for TTL interface, or +10 to +15V for CMOS interface.


A thin film on high density CMOS process, using silicon nitride passivation, ensures high reliability and excellent stability.


ORDERING INFORMATION

	Temperature Range			
Nonlinearity	$0 \text{ to } +70^{\circ}\text{C}$	-25° C to $+85^{\circ}$ C	-55° C to $+125^{\circ}$ C	
2LSB (8-Bit)	AD7522JN	AD7522JD	AD7522SD	
1LSB (9-Bit)	AD7522KN	AD7522KD	AD7522TD	
1/2LSB (10-Bit)	AD7522LN	AD7522LD	AD7522UD	

PACKAGE IDENTIFICATION

Suffix "D": Ceramic DIP Package Suffix "N": Plastic DIP Package





PIN CONFIGURATION



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way; Norwood, MA 02062-9106 U.S.A. Tel: 617/329-4700 Twx: 710/394-6577

Telex: 174059 Cables: ANALOG NORWOODMASS

SPECIFICATIONS (V_{DD} = +15V, V_{CC} = +5V, V_{REF} = +10V, TA = +25°C unless otherwise noted)

OVER SPECIFIED

			OVER SPECIFIED		
PARAMETER		$TA = +25^{\circ}C$	TEMP. RANGE	TEST CONDITIONS	(
STATIC ACCURACY					
Resolution	All	10 Bits min	10 Bits min	SC8 = "1"	
Nonlinearity	AD7522J	±2LSB max	LAYOR		
	AD7522S	±2LSB max	±2LSB max		
	AD7522K	±1LSB max	±1LSB max		
	AD7522T	±1LSB max	±1LSB max		
	AD7522L	±1/2LSB max	±1/2LSB max		
Nonlinearity Tempco ¹	AD7522U	±1/2LSB max ±1ppm FSR/°C typ	±2ppm FSR/°C max		
Nonlinearity Tempco	AD7522J,K,L	11ppm FSR/ C typ	±2ppm FSR/°C max		
Gain Error	AD7522S,T,U All	±0.3% Reading typ	±2.0% Reading max		
Gain Error Tempco ¹	AD7522J,K,L	±5ppm of Reading/°C typ	±10ppm of Reading/°C max		
Gam Error Tempeo	AD7522S,T,U	=3ppin of Reading/ C typ	±10ppm of Reading/°C max		
Output Leakage Current			200nA max	I _{OUT1} : DB0 through DB9 = 0	
at I _{OUT1} or I _{OUT2}				I _{OUT2} : DB0 through DB9 = 1	
Power Supply Rejection	AD7522J,K,L	50ppm of Reading/% typ		0012	
AC ACCURACY	\ \ \				
Feedthrough Error ¹	All	1mV p-p typ, 10mV p-p max		V _{REF} = 20V p-p; 10kHz	
Output Current	AD7522J,K,L	500ns typ		To 0.05% of FSR for a FSR Step.	(
Settling Time				HBS and LBS Low to High	(
				LDAC = 1	
REFERENCE INPUT					
Input Resistance	All ()	kΩ mix/20kΩ max	5kΩ min/20kΩ max		
ANALOG OUTPUT)	_	
Output Capacitance	\sim		11/////		
COUT1	AD7522J,K,L	120pF typ	///////////////////////////////////////	All Data Input High	
C _{OUT2}	AD7522J,K,L	40pF typ	<i>/////////////////////////////////////</i>		
C _{OUT1}	AD7522J,K,L	40pF typ	/	All Data Inputs I ow	_
C _{OUT2}	AD7522J,K,L	120pF typ			_ `
DIGITAL INPUTS			7 1		7
Low State Threshold	All	0.8V max	0.8V max	Vcc = +5V	-
	All	1.5V max	1.5V max	V _{CC} = +15V	_/
High State Threshold	All	2.4V min	2.4V min	$V_{CC} = +5V$	
I	All	13.5V min	13.5V min	$V_{CC} = +15V$	_
Input Current	AD7522J,K,L	1μA typ			_ 7
LDAC Pulse Width ¹	All	500ns min	500ns min	LDAC: 0 to +3V	7
HBS, LBS Pulse Width	All	500ns min	500ns min	HBS, LBS: 0 to +3V	
Serial Clock Frequency	All	1MHz max	1MHz max		
HBS, LBS Data Set Up ²	All	250ns min	250ns min		
Data Hold Time ³	All	500ns min, 200ns typ	500ns min		
POWER REQUIREMENTS					(
I_{DD}	All	2mA max		In Quiescent State	(
I _{CC}	All	2mA max		J III Quiescent state	
Notes		N - 100 P 100 100 100 100 100 100 100 100 1			

ABSOLUTE MAXIMUM RATINGS

V_{REF} to GND
V _{DD} to GND
V _{CC} to GND
V _{CC} to V _{DD}
Output Voltage (pins 6 & 7)0.3V to VDD
Operating Temperature
JN, KN, LN versions 0 to +70°C
JD, KD, LD versions25°C to +85°C
SD, TD, UD versions55°C to +125°C
Storage Temperature65°C to +150°C
Power Dissipation (Package)
Up to +50°C:
Plastic (Suffix N)
Ceramic (Suffix D)
Derste Above +50°C by
Plastic (Suffix N)
Ceramic (Suffix D)
Digital Input Voltage Range V _{DD} to GND

CAUZION:

- 1. Do not apply voltages higher than V to SKO.
- Do not apply voltages higher than V_{DF} or less than GND to any other input/output terminal except V_{REF}, R_{FB}, or R_{FB2}.
- The digital control inputs are zener protected, however permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.
- V_{CC} should never exceed V_{DD} by more than 0.4V, especially during power ON or OFF sequencing.

TERMINOLOGY

RESOLUTION

Value of the LSB. For example, a unipolar n-bit converter has a resolution of (2^{-n}) (V_{REF}). A bipolar n-bit converter has a resolution of $[2^{-(n-1)}]$ [V_{REF}]. Resolution in no way implies linearity.

GAIN

The "gain" of a converter is that analog scale factor setting that establishes the nominal conversion relationship, e.g., 10V full scale. It is a linear error which can be externally adjusted (see gain adjustment on next page).

OUTPUT LEAKAGE CURRENT

Current which appears on the OUT1 terminal when the DAC register is loaded with all "0's" or on the OUT2 terminal when the DAC register is loaded with all "1's."

DAC CIRCUIT DESCRIPTION

GENERAL CIRCUIT INFORMATION

The AD7522's DAC functional block consists of a highly stable Silicon Chromium thin film R-2R ladder, and ten SPDT N-channel current steering switches. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used — that is, the binarily weighted currents are switched between the I_{OUT1} and I_{OUT2} bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. DAC Functional Diagram

The DAC equivalent circuit is shown in Figure 2. The current source LEAKAGE is composed of surface and function leakages to the substrate, while the IREF/1024 current source represents the 1LSB of current lost through the ladder termination resistor to ground. The Court and Court output capacitances are as shown when the DAC latches feed the DAC with all "1's." If the DAC latches are loaded with all "0's," Court is 37pF, while Court is 120pF. In addition, CSD is replaced by 10 ohms, and the 10 ohm Ron in Iout1 is replaced by a CSD of 10pF. When fast amplifiers are used, it will be necessary to provide phase compensation (in the form of feedback capacitance) to cancel the pole formed by RFEEDBACK and Court if stability is to be maintained.




Figure 2. Equivalent Circuit (Shown for all Digital Inputs High)

PIN FUNCTION DESCRIPTION

	PIN 1	MNEMONIC	DESCRIPTION +15V (nominal) Main Supply.
	2	V _{DD} LDTR	R-2R Ladder Termination Resistor. Normally grounded for unipolar operation or terminated at I _{OUT 2} for bipolar operation.
	3		
	4	V _{REF} RFB2	Reference Voltage Input. Since the AD7522 is a multiplying DAC, V _{REF} may vary over the range of ±10V.
			R _{FEEDBACK} ÷ 2; gives full scale equal to V _{REF} /2.
	5	RFB1	R _{FEEDBACK} , used for normal unity gain (at full scale) D/A conversion.
	6	OUT1	DAC Current OUT1 Bus. Normally terminated at virtual ground of output amplifier.
	7	IOUT2	DAC Current OUT2 Bus, terminated at ground for unipolar operation, or virtual ground of op amp for bipolar operation.
	8	AGND	Analog Ground. Back gate of DAC N-channel SPDT current steering switches.
	9	SRO	Serial Output. An auxiliary output for recovering data in the input buffer.
	10	DB9	Data Bit 9. Most significant parallel data input.
	11	DB8	Data Bit 8.
	12	DB7	Data Bit 7.
	13	DB6	Data Bit 6.
	14	DB5 Note 1	Data Bit 5.
	15	DB4	Data Bit 4.
	16	DB3	Data Bit 3.
,	17	DB2	Data Bit 2.
	18	DBI	Data Bir 1.
1	10	DB0	Data Bir 0. Least significant parallel data input.
	20	SC8	HBit/Short Cycle Control. When in serial mode, if SC8 is held to Logic "0", the two least significant input latches in the input buffer are bypassed to provide proper serial pading of 8-bit serial words. If SC8 is held to Logic "1", the AD7522 will accept a 10-bit serial
\		۱ کر	Data bits 0 (LSB) and DB1 are in a parallel load mode when SC8 = 0 and should be tied to a logic low state to prevent false data
	21	SDG	from being loaded.
	21	SPC	Secial/Parallel Control. If SPC is a Logic "0" the AD752 will load parallel data appearing on DB0 through DB9 into the input buffer when the appropriate stroke inputs are exercised (see HBS and LBS).
			If SPC is a Logic "1", the AD7522 will load serial data appearing on Pin 26 into the input buffers. Each ferial data bit must be
			"strobed" into the buffer with the HBS and LNS.
	22	LDAC	Load DAC: When LDAC is a Logic "0", the AD7522 is in the 'hold' mode, and digital activity in the input Juffer is locked out. When LDAC is a Logic "1", the AD7522 is in the "load" mode, and data in the input Juffer loads the DAC legister.
	23	NC	No Connection.
	24	LBS	Low Byte Strobe. When in "parallel load" mode (SPC = 0), parallel data appearing on the DB9 (LSB) through DB7 is puts will be
			"clocked" into the input buffer on the positive going edge of the LBS.
			When in "serial load" mode (SPC = 1), serial data bits appearing at the serial input terminal, Pin 26, kill be "clocked" into the input buffer on the positive going edge of HBS and LBS. (HBS and LBS must be clocked simultaneously when in "serial load" mode.)
	25	HBS	High Byte Strobe. When in "parallel load" mode (SPC = 0), parallel data appearing on the DB9 (MSB) and DB8 data inputs will be
			"clocked" into the input buffer on the positive going edge of HBS.
			When in "serial load" mode (SPC = 1), serial data bits appearing at the serial input terminal, Pin 26, will be "clocked" into the input
	26	SRI	buffer on the positive going edges of HBS and LBS. (HBS and LBS must be clocked simultaneously when in "serial load" mode.) Serial Input.
	27	v _{cc}	Logic Supply. If +5V is applied, all digital inputs/outputs are TTL compatible. If +10V to +15V is applied, digital inputs/outputs
			are CMOS compatible.
	28	DGND	Digital Ground
	Note	I: LOGIC I app	lied to a data bit steers that bit's current to the Lover1 terminal

Note 1: Logic "1" applied to a data bit steers that bit's current to the $I_{\mbox{OUT}}1$ terminal.

APPLICATIONS (Note: Protection Schottky CR3 in Figure 3 and Figure 4 is not required when using TRI-FET amps such as the AD542 or AD544).

UNIPOLAR OPERATION

Figure 3 shows the analog circuit connections required for unipolar operation. The input code/output voltage relationship is shown in Table I.

Zero Offset Adjustment

1. Adjust the op amp's offset potentiometer for <1mV on the amplifier junction.

Gain Adjustment

- 1. Set R1 and R2 to $0\Omega.$ Load the DAC register with all "1's."
- 2. If analog out is greater than $-V_{\rm REF}$, increase R1 for required full scale output. If analog out is less than $-V_{\rm REF}$, increase R2 for required full scale output.




Figure 3. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT
1111111111	-V _{REF} (1 - 2 ⁻¹⁰)
$1 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 1$	$-V_{REF} (1/2 + 2^{-10})$
$1 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; 0 \; $	-V _{REF} /2
0 1 1 1 1 1 1 1 1 1	$-V_{REF} (1/2 - 2^{-10})$
$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 0\; 1$	-V _{REF} (2 ⁻¹⁰)
00000000000	0

Table I. Unipolar Code Table

BIPOLAR OPERATION

Figure 4 shows the analog circuit connections required for bipolar operation. The input code/ouput voltage relationship is shown in Table II.




Figure 4. Bipolar Operation

With the DAC register loaded to 10 0000 0000 adjust R1 so that ANALOG OUTPUT = 0V. Alternatively, R1, R2 may be omitted and the ratios of R3, R4 varied for ANALOG OUTPUT = 0V. Full-scale trimming can be accomplished by adjusting the amplitude of $V_{\rm REF}$ or by varying the value of R5.

If R1, R2 are not used, then resistors R3, R4 and R5 should be ratio matched to 0.05% to ensure gain error performance to the data sheet specification. When operating over a wide temperature range, it is important that the resistors be of the same type so that their temperature coefficients match.

DIGITAL INPUT	ANALOG OUTPUT
1111111111	$+V_{REF} (1 - 2^{-9})$
1000000001	+V _{REF} (2 ⁻⁹)
10000000000	0
0111111111	-V _{REF} (2 ⁻⁹)
0000000001	$-V_{REF}$ (1 - 2 ⁻⁹)
00000000000	-V _{REF}

Table II. Bipolar Code Table

SINGLE BYTE PARALLEL LOADING

Figure 5 illustrates the logic connections for loading single byte parallel data into the input buffer. DB0 should be grounded on "K" and "T" versions, and DB0 and DB1 should be grounded on "J" and "S" versions for monotonic operation of the DAC. DB9 is always the MSB, whether 8-bit, 9-bit, or 10-bit linear AD7522's are used.




Figure 5. Single Byte Parallel Loading

When data is stable on the parallel inputs (DB0-DB9), it can be transferred into the input buffer on the positive edge of the strobe pulse.

Data is transferred from the input buffer to the DAC register when CDAC is a Logic "1." LDAC is a level-actuated (versus edge-triggered) function and must be held "high" at least




Figure 6. Two Byte Parallel Loading




Figure 7. Timing Diagram

First, the least significant data byte (DB0 through DB7) is loaded into the input buffer on the positive edge of LBS. Subsequently, the data bus is used for status indication and instruction fetching by the CPU. When the most significant data byte (DB8 and DB9) is available on the bus, the input buffer is loaded on the positive edge of HBS. The DAC register updates to the new 10-bit word when LDAC is "high." LDAC may be exercised coincident with, or at any time after HBS loads the second byte of data into the input buffer.

SERIAL LOADING

Figure 8 and Figure 9 show the connections and timing diagram for serial loading.

if VDD and VCC are driven from the same voltage.

To load a 10-bit word (SC8 = 1), HBS and LBS must be strobed simultaneously with exactly 10 positive edges to clock the serial data into the input buffer. For 8-bit words (SC8 = 0), only 8 positive edges are required.

- 2. Diode CR3 on Figure 3 and Figure 4 clamps the amplifier junction to -300mV if it attempts to swing negative during power up or power down. The input structures of some high-speed op amps can supply substantial current under the transient conditions encountered during power sequencing. It is recommended that the PC layout be able to accommodate the diodes.
- 3. Fast op amps will require phase compensation for stability due to the pole formed by COUT1 or COUT2 and RFEEDBACK.
- 4. During serial loading, all data inputs (DB0 through BD9), should be grounded.

