

Photocouplers Infrared LED & Photo IC

TLP5705H

1. Applications

- · Photovoltaic (PV) Power Conditioning Systems
- · Industrial Inverters
- · Induction Cooktop and Home Appliances
- · Air Conditioner Inverters
- · MOSFET Gate Drivers
- · IGBT Gate Drivers

2. General

The TLP5705H is a photocoupler in a 6-pin SO6L package that consists of an infrared LED optically coupled to an integrated high-gain, high-speed photodetector IC chip. It provides guaranteed performance and specifications at temperature up to $125\,^{\circ}$ C.

The TLP5705H is physically smaller / thinner than the one in an 8-pin DIP package and compliant with international safety standards for reinforced insulation. It thus provides a smaller footprint solution for applications that require safety standard certification. An internal noise shield provides a guaranteed common-mode transient immunity of $\pm 50~kV/\mu s$.

The TLP5705H is ideal for small to medium class IGBT and power MOSFET gate drive.

3. Features

- (1) Buffer logic type (totem pole output)
- (2) Output peak current: ±5.0 A (max)
- (3) Operating temperature: -40 to 125 °C
- (4) Supply current: 3.0 mA (max)
- (5) Supply voltage: 15 to 30 V
- (6) Threshold input current: 5 mA (max)
- (7) Propagation delay time: $t_{pHL}/t_{pLH} = 200 \text{ ns (max)}$
- (8) Common-mode transient immunity: ±50 kV/μs (min)
- (9) Isolation voltage: 5000 Vrms (min)
- (10) Safety standards

UL-recognized: UL 1577, File No.E67349


cUL-recognized: CSA Component Acceptance Service No.5A File No.E67349

VDE-approved: EN 60747-5-5, EN 62368-1 **(Note 1)** CQC-approved: GB4943.1, GB8898 Japan Factory

Note 1: When a VDE approved type is needed, please designate the Option (D4).




4. Packaging (Note)




Note: Lead-formed product: (LF4)

5. Pin Assignment



6. Internal Circuit (Note)



Note: A 0.1- μF bypass capacitor must be connected between pin 6 and pin 4.



7. Principle of Operation

7.1. Truth Table

Input	LED	M1	M2	Output
Н	ON	ON	OFF	Н
L	OFF	OFF	ON	L

7.2. Mechanical Parameters

Characteristics	Size	Unit
Height	2.3 (max)	mm
Creepage distances	8.0 (min)	
Clearance distances	8.0 (min)	
Internal isolation thickness	0.4 (min)	

8. Absolute Maximum Ratings (Note) (Unless otherwise specified, Ta = 25 °C)

	Characteristics		Symbol	Note	Rating	Unit
LED	Input forward current		I _F		20	mA
	Input forward current derating	(T _a ≥ 100 °C)	$\Delta I_F/\Delta T_a$		-0.4	mA/°C
	Peak transient input forward current		I _{FPT}	(Note 1)	1	А
	Peak transient input forward current derating	$(T_a \ge 100 ^{\circ}C)$	$\Delta I_{FPT}/\Delta T_a$		-20	mA/°C
	Input reverse voltage		V_R		5	V
	Input power dissipation		P _D		40	mW
	Input power dissipation derating	$(T_a \ge 100 ^{\circ}C)$	$\Delta P_D/\Delta T_a$		-0.8	mW/°C
	Junction temperature		Tj		150	℃
Detector	Peak low-level output current	(T _a = -40 to 125 °C)	I _{OPL}	(Note 2)	+5.0	Α
	Peak high-level output current	$(T_a = -40 \text{ to } 125 ^{\circ}\text{C})$	I _{OPH}		-5.0	
	Output voltage		Vo		35	V
	Supply voltage		V _{CC}		35	
	Output power dissipation		Po		500	mW
	Output power dissipation derating	$(T_a \ge 100 ^{\circ}C)$	$\Delta P_{O}/\Delta T_{a}$		-10	mW/°C
	Junction temperature		Tj		150	°C
Common	Operating temperature		T _{opr}		-40 to 125	7
	Storage temperature		T _{stg}		-55 to 150	7
	Lead soldering temperature	(10 s)	T _{sol}	(Note 3)	260	
	Isolation voltage	AC, 60 s, R.H. ≤ 60 %	BV _S	(Note 4)	5000	Vrms

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 1: Pulse width (PW) \leq 1 μ s, 300 pps

Note 2: Exponential waveform. Pulse width ≤ 130 ns, f ≤ 10 kHz, JEDEC compliant board (JESD51-7)

Note 3: \geq 2 mm below seating plane.

Note 4: This device is considered as a two-terminal device: Pins 1, 2 and 3 are shorted together, and pins 4, 5 and 6 are shorted together.



9. Recommended Operating Conditions (Note)

Characteristics	Symbol	Note	Min	Тур.	Max	Unit
Input on-state current	I _{F(ON)}	(Note 1)	6.5	_	10	mA
Input off-state voltage	V _{F(OFF)}		0	_	0.8	٧
Supply voltage	V _{CC}	(Note 2)	15	_	30	
Peak high-level output current	I _{OPH}	(Note 2)	_	_	-5.0	Α
Peak low-level output current	I _{OPL}	(Note 2)		_	+5.0	
Operating frequency	f	(Note 3)	_	_	50	kHz

- Note: The recommended operating conditions are given as a design guide necessary to obtain the intended performance of the device. Each parameter is an independent value. When creating a system design using this device, the electrical characteristics specified in this datasheet should also be considered.
- Note: A ceramic capacitor $(0.1 \,\mu\text{F})$ should be connected between pin 6 (V_{CC}) and pin 4 (GND) to stabilize the operation of a high-gain linear amplifier. Otherwise, this photocoupler may not switch properly. The bypass capacitor should be placed within 1 cm of each pin.
- Note 1: The rise and fall times of the input on-current should be less than 0.5 μ s.
- Note 2: Denotes the operating range, not the recommended operating condition.
- Note 3: Exponential waveform. $I_{OPH} \ge -3.0 \text{ A} (\le 60 \text{ ns})$, $I_{OPL} \le 3.0 \text{ A} (\le 60 \text{ ns})$, $V_{CC} = 30 \text{ V}$, $T_a = 125 \,^{\circ}\text{C}$, JEDEC compliant board (JESD51-7)



10. Electrical Characteristics (Note) (Unless otherwise specified, T_a = -40 to 125 °C)

Characteristics	Symbol	Note	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input forward voltage	V _F			I _F = 10 mA, T _a = 25 °C	1.45	1.55	1.70	\ \
Input forward voltage temperature coefficient	$\Delta V_F/\Delta T_a$			I _F = 10 mA	_	-2.0	_	mV/°C
Input reverse current	I _R			V _R = 5 V, T _a = 25 °C	_	_	10	μА
Input capacitance	Ct			V = 0 V, f = 1 MHz, T _a = 25 °C	_	60	_	pF
Peak high-level output current	I _{OPH}	(Note 1)	Fig. 13.1.1	I _F = 5 mA, V _{CC} = 15 V, V ₆₋₅ = -3.5 V	_	-2.0	-1.0	Α
				$I_F = 5 \text{ mA}, V_{CC} = 15 \text{ V},$ $V_{6-5} = -7 \text{ V}$	_	_	-2.0	
Peak low-level output current	I _{OPL}	(Note 1)	Fig. 13.1.2	I _F = 0 mA, V _{CC} = 15 V, V ₅₋₄ = 2.5 V	1.0	2.9	_	
				I _F = 0 mA, V _{CC} = 15 V, V ₅₋₄ = 7 V	2.0	_	_	
Peak high-level output current (L/H)	I _{OLH}	(Note 2)	Fig. 13.1.7	$ \begin{aligned} \text{IF = 0} &\rightarrow \text{10mA, V}_{\text{CC}} = \text{15V,} \\ \text{C}_{\text{g}} &= 0.18 \mu\text{F, C}_{\text{VDD}} = \text{10} \mu\text{F} \end{aligned} $	_	_	-3.5	
Peak low-level output current (H/L)	I _{OHL}			$ \begin{aligned} \text{IF} &= 10 \rightarrow \text{0mA}, \ \text{V}_{\text{CC}} = 15 \text{V}, \\ \text{C}_{\text{g}} &= 0.18 \mu\text{F}, \ \text{C}_{\text{VDD}} = 10 \mu\text{F} \end{aligned} $	3.0	_	_	
High-level output voltage	V _{OH}		Fig. 13.1.3	I_F = 5 mA, R_L = 200 Ω , V_{CC1} = +15 V, V_{EE1} = -15 V	11.0	13.7	_	٧
Low-level output voltage	V _{OL}		Fig. 13.1.4	$V_F = 0.8 \text{ V}, R_L = 200 \Omega,$ $V_{CC1} = +15 \text{ V}, V_{EE1} = -15 \text{ V}$	_	-14.9	-12.5	
High-level supply current	Іссн		Fig. 13.1.5	I_F = 10 mA, V_{CC} = 30 V, V_O = Open	_	1.5	3.0	mA
Low-level supply current	I _{CCL}		Fig. 13.1.6	$I_F = 0 \text{ mA}, V_{CC} = 30 \text{ V}, V_O = \text{Open}$	_	1.5	3.0	
Threshold input current (L/H)	I _{FLH}			V _{CC} = 15 V, V _O > 1 V	_	1.5	5	
Threshold input voltage (H/L)	V_{FHL}			V _{CC} = 15 V, V _O < 1 V	8.0	_	_	V
Supply voltage	V _{CC}			_	15	_	30	
UVLO threshold voltage	V _{UVLO+}			I _F = 5 mA, V _O > 2.5 V	11.0	12.5	13.5	
	V _{UVLO-}			I _F = 5 mA, V _O < 2.5 V	9.5	11.0	12.0	
UVLO hysteresis	UVLO _{HYS}			_	_	1.5	_	

Note: All typical values are at $T_a = 25$ °C.

Note: This device is designed for low power consumption, making it more sensitive to ESD than its predecessors. Extra care should be taken in the design of circuitry and pc board implementation to avoid ESD problems.

Note 1: I_O application time $\leq 50 \mu s$; single pulse. (Nonrepeatable)

Note 2: $I_{\mbox{\scriptsize O}}$ application time \leq 10 $\mu s;$ single pulse. (Nonrepeatable)

11. Isolation Characteristics (Unless otherwise specified, Ta = 25 °C)

Characteristics	Symbol	Note	Test Conditions	Min	Тур.	Max	Unit
Total capacitance (input to output)	Cs	(Note 1)	V _S = 0 V, f = 1 MHz	_	1.0		pF
Isolation resistance	R _S	(Note 1)	V _S = 500 V, R.H. ≤ 60 %	1012	1014	_	Ω
Isolation voltage	BVS	(Note 1)	AC, 60 s	5000			Vrms

Note 1: This device is considered as a two-terminal device: Pins 1, 2 and 3 are shorted together, and pins 4, 5 and 6 are shorted together.



12. Switching Characteristics (Note) (Unless otherwise specified, T_a = -40 to 125 °C)

Characteristics	Symbol	Note	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Propagation delay time (L/H)	t _{pLH}	(Note 1)	Fig. 13.1.8	$I_F = 0 \rightarrow 5$ mA, $V_{CC} = 30$ V, $R_g = 20 \Omega$, $C_g = 10$ nF	50		200	ns
Propagation delay time (H/L)	t _{pHL}			$I_F = 5 \rightarrow 0$ mA, $V_{CC} = 30$ V, $R_g = 20 \Omega$, $C_g = 10$ nF	50		200	
Rise time	t _r	(Note 1)		$I_F = 0 \rightarrow 5$ mA, $V_{CC} = 30$ V, $R_g = 20 \Omega$, $C_g = 10$ nF	_	37		
Fall time	t _f	(Note 1)		$I_F = 5 \rightarrow 0$ mA, $V_{CC} = 30$ V, $R_g = 20 \Omega$, $C_g = 10$ nF	_	50	1	
Pulse width distortion	t _{pHL} -t _{pLH}	(Note 1)		$I_F = 0 \longleftrightarrow 5 \text{ mA}, V_{CC} = 30 \text{ V},$	_	_	50	
Propagation delay skew (device to device)	t _{psk}	(Note 1), (Note 2)		$R_{\rm g}$ = 20 Ω , $C_{\rm g}$ = 10 nF	-80	_	80	
High-level common-mode transient immunity	CM _H	(Note 3)	Fig. 13.1.9	$V_{CM} = 1000 V_{p-p}, I_F = 5 \text{ mA}, V_{CC} = 30 \text{ V}, T_a = 25 ^{\circ}\text{C}, V_{O(min)} = 26 \text{ V}$	±50	±100	_	kV/μs
Low-level common-mode transient immunity	CM _L	(Note 4)		V_{CM} = 1000 V_{p-p} , I_F = 0 mA, V_{CC} = 30 V, T_a = 25 °C, $V_{O(max)}$ = 1 V	±50	±100		

Note: All typical values are at $T_a = 25$ °C.

Note 1: Input signal (f = 25 kHz, duty = 50 %, $t_r = t_f = 5$ ns or less).

 C_L is less than 15 pF which includes probe and stray wiring capacitance.

- Note 2: The propagation delay skew, tpsk, is equal to the magnitude of the worst-case difference in tpHL and/or tpLH that will be seen between units at the same given conditions (supply voltage, input current, temperature, etc).
- Note 3: CM_H is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state $(V_O > 26 V)$.
- Note 4: CM_L is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state $(V_O < 1 V)$.



13. Test Circuits and Characteristics Curves

13.1. Test Circuits




Fig. 13.1.1 I_{OPH} Test Circuit





Fig. 13.1.3 V_{OH} Test Circuit







Fig. 13.1.7 I_{OLH} / I_{OHL} Test Circuit

 $I_F = 5 \text{ mA (P.G.)}$ (f = 25 kHz, duty = 50%, $t_r = t_f = 5 \text{ ns or less}$)



P.G.: Pulse Generator




Fig. 13.1.2 I_{OPL} Test Circuit




Fig. 13.1.4 V_{OL} Test Circuit




Fig. 13.1.6 I_{CCL} Test Circuit




Fig. 13.1.8 Switching Time Test Circuit and Waveform






Fig. 13.1.9 Common-Mode Transient Immunity Test Circuit and Waveform



13.2. Characteristics Curves (Note)







Fig. 13.2.1 I_F - V_F










Fig. 13.2.2 I_F - T_a




Fig. 13.2.4 I_{FLH} - T_a




Fig. 13.2.6 I_{CCH} - T_a






Fig. 13.2.7 V_{OL} - T_a




Fig. 13.2.9 V_{OL} - I_{OPL}




Fig. 13.2.11 I_{OHL} - T_a




Fig. 13.2.8 V_{OH} - T_a




Fig. 13.2.10 $(V_{OH}-V_{CC})$ - I_{OPH}




Fig. 13.2.12 I_{OLH} - T_a






Fig. 13.2.13 $V_O(V_{UVLO}) - V_{CC}$




Fig. 13.2.14 t_{pLH} , t_{pHL} , $|t_{pHL}$ - $t_{pLH}|$ - T_a




Fig. 13.2.15 t_{pLH} , t_{pHL} , $|t_{pHL}$ - $t_{pLH}|$ - $|t_{pHL}$




Fig. 13.2.16 $t_{pLH}, t_{pHL}, |t_{pHL}-t_{pLH}| - V_{CC}$

Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



14. Soldering and Storage

14.1. Precautions for Soldering

The soldering temperature should be controlled as closely as possible to the conditions shown below, irrespective of whether a soldering iron or a reflow soldering method is used.


· When using soldering reflow.

The soldering temperature profile is based on the package surface temperature.

(See the figure shown below, which is based on the package surface temperature.)

Reflow soldering must be performed once or twice.

The mounting should be completed with the interval from the first to the last mountings being 2 weeks.



Symbol	Min	Max	Unit
Ts	150	200	°C
ts	60	120	s
		3	°C/s
TL	217		°C
t _L	60	150	S
T _P		260	°C
t _P		30	s
		6	°C/s
	T _S t _S T _L t _L T _P	T _S 150 t _S 60 T _L 2: t _L 60 T _P	$\begin{array}{c cccc} T_S & 150 & 200 \\ t_S & 60 & 120 \\ & & 3 \\ \hline T_L & 217 \\ t_L & 60 & 150 \\ \hline T_P & 260 \\ \hline t_P & 30 \\ \end{array}$

Fig. 14.1.1 An example of a temperature profile when lead(Pb)-free solder is used

· When using soldering flow

Preheat the device at a temperature of 150 °C (package surface temperature) for 60 to 120 seconds. Mounting condition of 260 °C within 10 seconds is recommended.

Flow soldering must be performed once.

· When using soldering Iron

Complete soldering within 10 seconds for lead temperature not exceeding 260 °C or within 3 seconds not exceeding 350 °C

Heating by soldering iron must be done only once per lead.

14.2. Precautions for General Storage

- · Avoid storage locations where devices may be exposed to moisture or direct sunlight.
- Follow the precautions printed on the packing label of the device for transportation and storage.
- Keep the storage location temperature and humidity within a range of 5 °C to 35 °C and 45 % to 75 %, respectively.
- Do not store the products in locations with poisonous gases (especially corrosive gases) or in dusty conditions.
- Store the products in locations with minimal temperature fluctuations. Rapid temperature changes during storage can cause condensation, resulting in lead oxidation or corrosion, which will deteriorate the solderability of the leads.
- · When restoring devices after removal from their packing, use anti-static containers.
- · Do not allow loads to be applied directly to devices while they are in storage.
- If devices have been stored for more than two years under normal storage conditions, it is recommended that you check the leads for ease of soldering prior to use.



15. Land Pattern Dimensions (for reference only)

Unit: mm





Fig. 15.1 Lead Forming Option (standard)

Fig. 15.2 Lead Forming Option (LF4)

16. Marking





17. EN 60747-5-5 Option (D4) Specification

• Part number: TLP5705H (Note 1)

 The following part naming conventions are used for the devices that have been qualified according to option (D4) of EN 60747.

Example: TLP5705H(D4-TP,E

D4: EN 60747 option

TP: Tape type

E: [[G]]/RoHS COMPATIBLE (Note 2)

Note 1: Use TOSHIBA standard type number for safety standard application.

e.g., TLP5705H(D4-TP,E \rightarrow TLP5705H

Note 2: Please contact your Toshiba sales representative for details on environmental information such as the product's RoHS compatibility.

RoHS is the Directive 2011/65/EU of the European Parliament and of the Council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

	Description	Symbol	Rating	Unit
Application classification				
for rated mains voltage for rated mains voltage			I-IV I-III	_
Climatic classification			40 / 125 / 21	_
Pollution degree			2	_
Maximum operating insulat	ion voltage	VIORM	1414	Vpeak
Input to output test voltage, Vpr = 1.6 × VIORM, typ tp = 10 s, partial discha	e and sample test	Vpr	2262	Vpeak
Input to output test voltage, Vpr = 1.875 × VIORM, 2 tp = 1 s, partial dischar	Vpr	2652	Vpeak	
Highest permissible overvo (transient overvoltage,	5	VTR	8000	Vpeak
Safety limiting values (max. permissible ratings in case of fault, also refer to thermal derating curve) current (input current IF, Pso = 0) power (output or total power dissipation) temperature		Isi Pso Ts	300 700 150	mA mW °C
Insulation resistance	VIO = 500 V, T _a = 25 °C VIO = 500 V, T _a = 100 °C VIO = 500 V, T _a = T _s	Rsi	≥ 10 ¹² ≥ 10 ¹¹ ≥ 10 ⁹	Ω

Fig. 17.1 EN 60747 Insulation Characteristics



Minimum creepage distance	Cr	8.0 mm
Minimum clearance	CI	8.0 mm
Minimum insulation thickness	ti	0.4 mm
Comparative tracking index	CTI	500

Fig. 17.2 Insulation Related Specifications (Note)

Note: This photocoupler is suitable for safe electrical isolation only within the safety limit data.

Maintenance of the safety data shall be ensured by means of protective circuits.



Fig. 17.3 Marking on Packing






Fig. 17.4 Marking Example (Note)

Note: The above marking is applied to the photocouplers that have been qualified according to option (D4) of EN 60747.










Fig. 17.5 Measurement Procedure




18. Ordering Information (Example of Item Name)

Item Name	Packaging	VDE Option	Packing (MOQ)
TLP5702(E			Magazine (125 pcs)
TLP5702(TP,E			Tape and reel (1500 pcs)
TLP5702(D4,E		EN 60747-5-5	Magazine (125 pcs)
TLP5702(D4-TP,E		EN 60747-5-5	Tape and reel (1500 pcs)
TLP5702(LF4,E	LF4, Wide forming		Magazine (125 pcs)
TLP5702(TP4,E	LF4, Wide forming		Tape and reel (1500 pcs)
TLP5702(D4-LF4,E	LF4, Wide forming	EN 60747-5-5	Magazine (125 pcs)
TLP5702(D4-TP4,E	LF4, Wide forming	EN 60747-5-5	Tape and reel (1500 pcs)



Package Dimensions

Unit: mm




Weight: 0.126 g (typ.)

	Package Name(s)
TOSHIBA: 11-4N1A	



Package Dimensions

Unit: mm



Weight: 0.126 g (typ.)

Package Name(s)
TOSHIBA: 11-4N101A



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- · TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's
 written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications.
 TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").
 - Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant.
 - IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.

For details, please contact your TOSHIBA sales representative or contact us via our website.

- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS,
 INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS
 OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE,
 USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR
 A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- GaAs (Gallium Arsenide) is used in Product. GaAs is harmful to humans if consumed or absorbed, whether in the form of dust or vapor.
 Handle with care and do not break, cut, crush, grind, dissolve chemically or otherwise expose GaAs in Product.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/