# **General Purpose Amplifier**

# **NPN Silicon**

#### **Features**

• Pb-Free Package is Available

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	$V_{CEO}$	40	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	4.0	Vdc
Collector Current – Continuous	I <sub>C</sub>	100	mAdc

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board, (Note 1) T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	225 1.8	mW mW/°C
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate, (Note 2) T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	300 2.4	mW mW/°C
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C


Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1.  $FR-5 = 1.0 \times 0.75 \times 0.062$  in.
- 2. Alumina = 0.4  $\times$  0.3  $\times$  0.024 in. 99.5% alumina.



#### ON Semiconductor®

http://onsemi.com





SOT-23 (TO-236) CASE 318 STYLE 6

#### **MARKING DIAGRAM**



1C = Specific Device Code

M = Date Code\*

■ = Pb-Free Package

(Note: Microdot may be in either location)
\*Date Code orientation and/or overbar may vary depending upon manufacturing location.

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
MMBTA20LT1	SOT-23	3,000 / Tape & Reel
MMBTA20LT1G	SOT-23 (Pb-Free)	3,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector – Emitter Breakdown Voltage (I <sub>C</sub> = 1.0 mAdc, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	40	-	Vdc
Emitter – Base Breakdown Voltage ( $I_E = 100 \mu Adc$ , $I_C = 0$ )	V <sub>(BR)EBO</sub>	4.0	-	Vdc
Collector Cutoff Current (V <sub>CB</sub> = 30 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	100	nAdc
ON CHARACTERISTICS	·			
DC Current Gain (I <sub>C</sub> = 5.0 mAdc, V <sub>CE</sub> = 10 Vdc)	h <sub>FE</sub>	40	400	-
Collector – Emitter Saturation Voltage (I <sub>C</sub> = 10 mAdc, I <sub>B</sub> = 1.0 mAdc)	V <sub>CE(sat)</sub>	-	0.25	Vdc
SMALL-SIGNAL CHARACTERISTICS	·			
Current – Gain – Bandwidth Product ( $I_C = 5.0 \text{ mAdc}$ , $V_{CE} = 10 \text{ Vdc}$ , $f = 100 \text{ MHz}$ )	f <sub>T</sub>	125	-	MHz
Output Capacitance ( $V_{CB} = 10 \text{ Vdc}$ , $I_E = 0$ , $f = 1.0 \text{ MHz}$ )	C <sub>obo</sub>	-	4.0	pF

# **EQUIVALENT SWITCHING TIME TEST CIRCUITS**




Figure 1. Turn-On Time

Figure 2. Turn-Off Time

#### **TYPICAL NOISE CHARACTERISTICS**

 $(V_{CE} = 5.0 \text{ Vdc}, T_A = 25^{\circ}C)$ 




Figure 3. Noise Voltage

Figure 4. Noise Current

#### **NOISE FIGURE CONTOURS**

 $(V_{CE} = 5.0 \text{ Vdc}, T_A = 25^{\circ}C)$ 




Figure 5. Narrow Band, 100 Hz




Figure 7. Wideband

Figure 6. Narrow Band, 1.0 kHz

Noise Figure is defined as:

$$NF = 20 \log_{10} \left( \frac{e_n^2 + 4KTR_S + I_n^2 R_S^2}{4KTR_S} \right)^{1/2}$$

 $e_{n}\,$  = Noise Voltage of the Transistor referred to the input. (Figure 3)

In = Noise Current of the Transistor referred to the input. (Figure 4)

K = Boltzman's Constant (1.38 x  $10^{-23}$  j/°K)

T = Temperature of the Source Resistance (°K)

R<sub>S</sub> = Source Resistance (Ohms)

#### **TYPICAL STATIC CHARACTERISTICS**




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region




Figure 10. Collector Characteristics




Figure 11. "On" Voltages





Figure 12. Temperature Coefficients


#### TYPICAL DYNAMIC CHARACTERISTICS



1000 700 500 300 200 t, TIME (ns) 100 70 50  $V_{CC} = 3.0 V$ 30  $I_C/I_B = 10$ 20  $I_{B1} = I_{B2}$  $T_J = 25^{\circ}C$ 10 2.0 3.0 30 70 100 1.0 5.0 7.0 10 50 IC, COLLECTOR CURRENT (mA)

Figure 13. Turn-On Time

Figure 14. Turn-Off Time







Figure 15. Current-Gain — Bandwidth Product

Figure 16. Capacitance






Figure 17. Input Impedance

Figure 18. Output Admittance




Figure 19. Thermal Response




Figure 21.




Figure 22.

#### **DESIGN NOTE: USE OF THERMAL RESPONSE DATA**

A train of periodical power pulses can be represented by the model as shown in Figure 20. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 19 was calculated for various duty cycles.

To find  $Z_{\theta JA(t)}$ , multiply the value obtained from Figure 19 by the steady state value  $R_{\theta JA}$ .

Example:

The MPS3904 is dissipating 2.0 watts peak under the following conditions:

 $t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms}. (D = 0.2)$ 

Using Figure 19 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore  $\Delta T = r(t) \times P_{(pk)} \times R_{\theta JA} = 0.22 \times 2.0 \times 200 = 88^{\circ}C.$ 

For more information, see AN-569.

The safe operating area curves indicate  $I_C$ – $V_{CE}$  limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.


The data of Figure 22 is based upon  $T_{J(pk)} = 150^{\circ}C$ ;  $T_{C}$  or  $T_{A}$  is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided  $T_{J(pk)} \le 150^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 19. At high case or ambient temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





SOT-23 (TO-236) CASE 318-08 **ISSUE AS** 

**DATE 30 JAN 2018** 


# SCALE 4:1 D - 3X b **TOP VIEW**







#### **RECOMMENDED SOLDERING FOOTPRINT**



DIMENSIONS: MILLIMETERS


3. ANODE

#### NOTES:

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
  MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	O٥		10°	O۰		10°

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	ı	
STYLE 9:	STYLE 10:	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12:	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN		PIN 1. CATHODE	PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE		2. CATHODE	2. DRAIN	2. GATE
3. CATHODE	3. GATE		3. ANODE	3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17: PIN 1. NO CONNECTION 2. ANODE 3. CATHODE	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE		PIN 1. NO CONNECTION	I PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE		2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE		3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

3. CATHODE

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative