











CSD87334Q3D

SLPS546A - JULY 2015-REVISED MARCH 2017

# **CSD87334Q3D Synchronous Buck NexFET™ Power Block**

#### **Features**

- Half-Bridge Power Block
- Optimized for High-Duty Cycle
- Up to 24 V<sub>in</sub>
- 96.1% System Efficiency at 12 A
- 1.6-W P<sub>Loss</sub> at 12 A
- Up to 20-A Operation
- High-Frequency Operation (up to 1.5 MHz)
- High-Density SON 3.3 mm × 3.3 mm Footprint
- Optimized for 5-V Gate Drive
- Low-Switching Losses
- Ultra-Low-Inductance Package
- **RoHS Compliant**
- Halogen-Free
- Lead-Free Terminal Plating


# **Applications**

- Synchronous Buck Converters
  - High-Frequency Applications
  - High-Duty Cycle Applications
- Synchronous Boost Converters
- POL DC-DC Converters

# 3 Description

The CSD87334Q3D NexFET™ power block is an optimized design for synchronous buck and boost applications offering high-current, high-efficiency, and high-frequency capability in a small 3.3 mm x 3.3 mm outline. Optimized for 5-V gate drive applications, this product offers a flexible solution in high-duty cycle applications when paired with an external controller or driver.

#### **TOP VIEW**




# Device Information<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD87334Q3D	2500	13-Inch Reel	SON	Tape
CSD87334Q3DT	250	7-Inch Reel	3.30-mm × 3.30-mm Plastic Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Circuit** VIN V<sub>DD</sub> VDD DRVH GND V<sub>OUT</sub> ENABLE **ENABLE PWM** PWM Driver IC CSD87334Q3D

#### Typical Power Block Efficiency and Power Loss





# **Table of Contents**

1	Features 1	7	Layout	. 12
2	Applications 1		7.1 Layout Guidelines	12
3	Description 1		7.2 Layout Example	
4	Revision History2		7.3 Thermal Considerations	13
5	Specifications3	8	Device and Documentation Support	. 14
•	5.1 Absolute Maximum Ratings		8.1 Receiving Notification of Documentation Updates	14
	5.2 Recommended Operating Conditions		8.2 Community Resources	14
	5.3 Power Block Performance		8.3 Trademarks	14
	5.4 Thermal Information		8.4 Electrostatic Discharge Caution	14
	5.5 Electrical Characteristics		8.5 Glossary	14
	5.6 Typical Power Block Device Characteristics 5 5.7 Typical Power Block MOSFET Characteristics 7	9	Mechanical, Packaging, and Orderable Information	. 15
6	Application and Implementation9		9.1 Q3D Package Dimensions	15
0	•		9.2 Land Pattern Recommendation	
	6.1 Application Information		9.3 Stencil Recommendation	
	6.2 Typical Application		9.4 Q3D Tape and Reel Information	17

# 4 Revision History

Cł	hanges from Original (August 2015) to Revision A	Page
•	Changed T <sub>G</sub> to T <sub>GR</sub> minimum voltage, from –8 V : to –0.3 V in <i>Absolute Maximum Ratings</i> table	3
•	Changed B <sub>G</sub> to P <sub>GND</sub> minimum voltage, from –8 V : to –0.3 V in <i>Absolute Maximum Ratings</i> table	3
•	Changed I <sub>GSS</sub> test condition for V <sub>GS</sub> , from +10 / –8 V : to 10 V in <i>Electrical Characteristics</i> table	4
•	Added Receiving Notification of Documentation Updates section and Community Resources section to Device and	
	Documentation Support section	14



## 5 Specifications

## 5.1 Absolute Maximum Ratings

 $T_A = 25$ °C (unless otherwise noted) (see <sup>(1)</sup>)

			MIN	MAX	UNIT
		V <sub>IN</sub> to P <sub>GND</sub>		30	
		V <sub>SW</sub> to P <sub>GND</sub>		30	
	Voltage	V <sub>SW</sub> to P <sub>GND</sub> (10 ns)		32	V
		T <sub>G</sub> to T <sub>GR</sub>	-0.3	10	
		B <sub>G</sub> to P <sub>GND</sub>		10	
$I_{DM}$	Pulsed current rating			60	Α
$P_{D}$	Power dissipation			6	W
_	Avalancha anarav	Sync FET, $I_D = 31 A$ , $L = 0.1 mH$		48	I
E <sub>AS</sub>	Avalanche energy  Control FET, I <sub>D</sub> = 31 A, L = 0.1			48	mJ
TJ	Operating junction temperature		-55	150	°C
T <sub>stg</sub>	Storage temperature		-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **5.2 Recommended Operating Conditions**

 $T_A = 25$ °C (unless otherwise noted)

· A \	o (diliboo dilibi mico fictod)				
			MIN	MAX	UNIT
$V_{GS}$	Gate drive voltage		3.3	8	V
$V_{IN}$	Input supply voltage		24	V	
$f_{SW}$	Switching frequency	C <sub>BST</sub> = 0.1 μF (min)		1500	kHz
	Operating current			20	Α
TJ	Operating temperature			125	°C

#### 5.3 Power Block Performance

 $T_A = 25$ °C (unless otherwise noted) (see  $^{(1)}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>LOSS</sub>	Power loss <sup>(1)</sup>	$\begin{aligned} &V_{IN} = 12 \;V, \; V_{GS} = 5 \;V, \; V_{OUT} = 3.3 \;V, \\ &I_{OUT} = 12 \;A, \; f_{SW} = 500 \;kHz, \\ &L_{OUT} = 1 \;\mu H, \; T_{J} = 25 ^{\circ}C \end{aligned}$		1.6		W
$I_{QVIN}$	V <sub>IN</sub> quiescent current	$T_G$ to $T_{GR} = 0$ V $B_G$ to $P_{GND} = 0$ V			10	μA

<sup>(1)</sup> Measurement made with six 10-µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins and using a high current 5-V driver IC.

#### 5.4 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
D	Junction-to-ambient thermal resistance (min Cu) <sup>(1)</sup>			130	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (max Cu) <sup>(1)(2)</sup>			75	C/VV
В	Junction-to-case thermal resistance (top of package) <sup>(1)</sup>			21	°C/M
$R_{\theta JC}$	Junction-to-case thermal resistance (P <sub>GND</sub> pin) <sup>(1)</sup>			2.1	°C/W

R<sub>θJC</sub> is determined with the device mounted on a 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. R<sub>θJC</sub> is specified by design while R<sub>θJA</sub> is determined by the user's board design.


<sup>(2)</sup> Device mounted on FR4 material with 1-in<sup>2</sup> (6.45-cm<sup>2</sup>) Cu.




## 5.5 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise stated)

	DADAMETED	TEST CONDITIONS	Q1 C	ONTROL	FET	Q2 :	SYNC FET	Г	UNIT
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
STATIC	CHARACTERISTICS				•			·	
$BV_{DSS}$	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$	30			30			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V			1			1	μΑ
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 10 V			100			100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \ \mu A$	0.75	0.90	1.20	0.75	0.90	1.20	V
		V <sub>GS</sub> = 3.5 V, I <sub>DS</sub> = 12 A		6.3	8.3		6.3	8.3	
R <sub>DS(on)</sub>	Drain-to-source on resistance	V <sub>GS</sub> = 4.5 V, I <sub>DS</sub> = 12 A		5.6	7.0		5.6	7.0	$m\Omega$
		V <sub>GS</sub> = 8 V, I <sub>DS</sub> = 12 A		4.9	6.0		4.9	6.0	
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15 V, I <sub>DS</sub> = 12 A		62			62		S
DYNAMI	C CHARACTERISTICS								
C <sub>ISS</sub>	Input capacitance			971	1260		971	1260	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V},$ f = 1  MHz		453	589		453	589	pF
C <sub>RSS</sub>	Reverse transfer capacitance	j = 1 Will2		16	21		16	21	pF
$R_G$	Series gate resistance			1.0	2.0		1.0	2.0	Ω
Qg	Gate charge total (4.5 V)			6.4	8.3		6.4	8.3	nC
$Q_{gd}$	Gate charge gate-to-drain	V <sub>DS</sub> = 15 V,		1.0			1.0		nC
Q <sub>gs</sub>	Gate charge gate-to-source	I <sub>DS</sub> = 12 A		1.9			1.9		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			0.9			0.9		nC
Q <sub>OSS</sub>	Output charge	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$		10.5			10.5		nC
t <sub>d(on)</sub>	Turnon delay time			4			4		ns
t <sub>r</sub>	Rise time	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$		7			7		ns
t <sub>d(off)</sub>	Turnoff delay time	$I_{DS} = 12 \text{ A}, R_G = 2 \Omega$		11			11		ns
t <sub>f</sub>	Fall time			17			17		ns
DIODE C	CHARACTERISTICS								
V <sub>SD</sub>	Diode forward voltage	I <sub>DS</sub> = 12 A, V <sub>GS</sub> = 0 V		0.8	1.0		0.8	1.0	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 15 V, I <sub>F</sub> = 12 A,		23			23		nC
t <sub>rr</sub>	Reverse recovery Time	di/dt = 300 A/µs		18			18		ns



Max  $R_{\theta JA} = 75^{\circ}\text{C/W}$  when mounted on 1 in<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz (0.071-mm) thick Cu.



Max  $R_{\theta JA} = 130^{\circ}\text{C/W}$  when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.


Submit Documentation Feedback

Copyright © 2015–2017, Texas Instruments Incorporated



# 5.6 Typical Power Block Device Characteristics

The typical power block system characteristic curves (Figure 1 through Figure 9) are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See *Application and Implementation* for detailed explanation. Conditions for Figure 1 through Figure 5 are given by the following;  $V_{IN} = 12 \text{ V}, V_{GS} = 5 \text{ V}, V_{OUT} = 3.3 \text{ V}, f_{SW} = 500 \text{ kHz}, L_{OUT} = 1 \text{ µH}. T_A = 125^{\circ}\text{C}, unless stated otherwise}$ .




Copyright © 2015–2017, Texas Instruments Incorporated



## **Typical Power Block Device Characteristics (continued)**


The typical power block system characteristic curves (Figure 1 through Figure 9) are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See *Application and Implementation* for detailed explanation. Conditions for Figure 1 through Figure 5 are given by the following;  $V_{IN} = 12 \text{ V}, V_{GS} = 5 \text{ V}, V_{OUT} = 3.3 \text{ V}, f_{SW} = 500 \text{ kHz}, L_{OUT} = 1 \text{ µH}. T_A = 125^{\circ}\text{C}, unless stated otherwise.}$ 





# 5.7 Typical Power Block MOSFET Characteristics


 $T_A = 25$ °C, unless stated otherwise.





# **Typical Power Block MOSFET Characteristics (continued)**

 $T_A = 25$ °C, unless stated otherwise.





# 6 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 6.1 Application Information

The CSD87334Q3D NexFET power block is an optimized design for synchronous buck applications using 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systemscentric environment. System-level performance curves such as power loss, Safe Operating Area, and normalized graphs allow engineers to predict the product performance in the actual application.

## 6.2 Typical Application




Figure 19. Typical Circuit Application

### 6.3 System Example

#### 6.3.1 Power Loss Curves

MOSFET centric parameters such as  $R_{DS(ON)}$  and  $Q_{gd}$  are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD87334Q3D as a function of load current. This curve is measured by configuring and running the CSD87334Q3D as it would be in the final application (see Figure 19). The measured power loss is the CSD87334Q3D loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$Power loss = (V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW AVG} \times I_{OUT})$$

$$\tag{1}$$

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.



## **System Example (continued)**

#### 6.3.2 Safe Operating Area (SOA) Curves

The SOA curves in the CSD87334Q3D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 5 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the SOA. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W)  $\times$  3.5 in (L)  $\times$  0.062 in (T) and 6 copper layers of 1-oz copper thickness.

#### 6.3.3 Normalized Curves

The normalized curves in the CSD87334Q3D data sheet provides guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries adjust for a given set of system conditions. The primary Y-axis is the normalized change in power loss, and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.

#### 6.3.4 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see *Design Example* section). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps the user should take to predict product performance for any set of system conditions.

### 6.3.4.1 Design Example

Operating conditions:

- Output current = 15 A
- Input voltage = 16 V
- Output voltage = 5 V
- Switching frequency = 1000 kHz
- Inductor = 0.6 μH

## 6.3.4.2 Calculating Power Loss

- Power loss at 15 A = 2.8 W (Figure 1)
- Normalized power loss for input voltage ≈ 1.05 (Figure 7)
- Normalized power loss for output voltage ≈ 1.08 (Figure 8)
- Normalized power loss for switching frequency ≈ 1.03 (Figure 6)
- Normalized power loss for output inductor ≈ 1.05 (Figure 9)
- Final calculated power loss = 2.8 W x 1.05 x 1.08 x 1.03 x 1.05 ≈ 3.4 W

### 6.3.4.3 Calculating SOA Adjustments

- SOA adjustment for input voltage ≈ 0.5°C (Figure 7)
- SOA adjustment for output voltage ≈ 0.7°C (Figure 8)
- SOA adjustment for switching frequency ≈ 0.3°C (Figure 6)
- SOA adjustment for output inductor ≈ 0.5°C (Figure 9)
- Final calculated SOA adjustment = 0.5 + 0.7 + 0.3 + 0.5 ≈ 2°C

In the design example, the estimated power loss of the CSD87334Q3D would increase to 3.4 W. In addition, the maximum allowable board or ambient temperature, or both, would have to decrease by 2°C. Figure 20 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board or ambient temperature.
- 3. Adjust the SOA board or ambient temperature by subtracting the temperature adjustment value.



# **System Example (continued)**

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 2°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board or ambient temperature.




Figure 20. Power Block SOA

Copyright © 2015–2017, Texas Instruments Incorporated



## 7 Layout

## 7.1 Layout Guidelines

#### 7.1.1 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout yields maximum performance in both areas. A brief description on how to address each parameter is provided.

#### 7.1.2 Electrical Performance

The power block has the ability to switch voltages at rates greater than 10 kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, driver IC, and output inductor.

- The placement of the input capacitors relative to the power block's V<sub>IN</sub> and P<sub>GND</sub> pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the V<sub>IN</sub> and P<sub>GND</sub> pins (see Figure 21). The example in Figure 21 uses six 10-μF ceramic capacitors (TDK C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the power block, C5, C7, C19, and C8 should follow in order.
- The driver IC should be placed relatively close to the power block gate pins. T<sub>G</sub> and B<sub>G</sub> should connect to the outputs of the driver IC. The T<sub>GR</sub> pin serves as the return path of the high-side gate drive circuitry and should be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, and so forth). The bootstrap capacitor for the driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the power block  $V_{SW}$  pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost resistor or RC snubber can be an effective way to easily reduce the peak ring level. The recommended boost resistor value will range between 1  $\Omega$  to 4.7  $\Omega$  depending on the output characteristics of driver IC used in conjunction with the power block. The RC snubber values can range from 0.5  $\Omega$  to 2.2  $\Omega$  for the R, and from 330 pf to 2200 pF for the C. Please refer to *Snubber Circuits: Theory, Design and Application* (SLUP100) for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the  $V_{SW}$  node and  $P_{GND}$  (see Figure 21). (1)

Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



## 7.2 Layout Example




Figure 21. Recommended PCB Layout (Top Down)

#### 7.3 Thermal Considerations

The power block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 21 uses vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

The number and drill size of the thermal vias should align with the PCB design rules and manufacturing capabilities of the end user.

Copyright © 2015–2017, Texas Instruments Incorporated



# 8 Device and Documentation Support

# 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 8.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: CSD87334Q3D

## 8.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 9.1 Q3D Package Dimensions



DIM	MI	LLIMETERS			INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.850		1.050	0.033		0.041
b	0.280		0.400	0.011		0.016
b1		0.310			0.012	
С	0.150		0.250	0.006		0.010
c1	0.150		0.250	0.006		0.010
d	0.940		1.040	0.037		0.041
d1	0.160		0.260	0.006		0.010
d2	0.150		0.250	0.006		0.010
d3	0.250		0.350	0.010		0.014
d4	0.175		0.275	0.007		0.011
D1	3.200		3.400	0.126		0.134
D2	2.650		2.750	0.104		0.108
E	3.200		3.400	0.126		0.134
E1	3.200		3.400	0.126		0.134
E2	1.750		1.850	0.069		0.073
е		0.650 TYP			0.026 TYP	
L	0.400		0.500	0.016		0.020
θ	0.000		_	_		_
K		0.300 TYP			0.012 TYP	


Copyright © 2015–2017, Texas Instruments Incorporated



**Table 1. Pinout Configuration** 

POSITION	DESIGNATION
Pin 1	V <sub>IN</sub>
Pin 2	V <sub>IN</sub>
Pin 3	$T_G$
Pin 4	$T_GR$
Pin 5	$B_G$
Pin 6	$V_{SW}$
Pin 7	$V_{SW}$
Pin 8	V <sub>SW</sub>
Pin 9	$P_{GND}$


#### 9.2 Land Pattern Recommendation



NOTE: Dimensions are in mm (in).




#### 9.3 Stencil Recommendation



NOTE: Dimensions are in mm (in).

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

## 9.4 Q3D Tape and Reel Information



NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ± 0.2.

- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm, unless otherwise specified.
- 5. Thickness:  $0.3 \pm 0.05$  mm.
- 6. MSL1 260°C (IR and convection) PbF reflow compatible.

Copyright © 2015–2017, Texas Instruments Incorporated



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD87334Q3D	ACTIVE	VSON-CLIP	DPB	8	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 150	87334D	Samples
CSD87334Q3DT	ACTIVE	VSON-CLIP	DPB	8	250	RoHS-Exempt & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 150	87334D	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Nov-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87334Q3D	VSON- CLIP	DPB	8	2500	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1
CSD87334Q3DT	VSON- CLIP	DPB	8	250	180.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1

www.ti.com 24-Nov-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CSD87334Q3D	VSON-CLIP	DPB	8	2500	367.0	367.0	35.0	
CSD87334Q3DT	VSON-CLIP	DPB	8	250	182.0	182.0	20.0	

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated