# **MOSFET** – Power, Single, P-Channel, DPAK

-60 V, -15.5 A

#### **Features**

- Withstands High Energy in Avalanche and Commutation Modes
- Low Gate Charge for Fast Switching
- AEC Q101 Qualified NTDV20P06L
- These Devices are Pb-Free and are RoHS Compliant

## **Applications**

- Bridge Circuits
- Power Supplies, Power Motor Controls
- DC-DC Conversion

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

	Symbol	Value	Unit		
Drain-to-Source	V <sub>DSS</sub>	-60	V		
Gate-to-Source	Continu	ous	V <sub>GS</sub>	±20	V
Voltage	Non-Repetitive	$t_p \le 10 \text{ ms}$	$V_{GSM}$	±30	
Continuous Drain Current	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	-15.5	Α
Power Dissipa- tion	Steady State	T <sub>C</sub> = 25°C	P <sub>D</sub>	65	W
Pulsed Drain Current	t <sub>p</sub> = 10	I <sub>DM</sub>	±50	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 25 V, $V_{GS}$ = 5 V, $I_{PK}$ = 15 A, L = 2.7 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	304	mJ
Lead Temperature (1/8" from case fo		rposes	TL	260	°C

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.3	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	80	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	110	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [1 oz] including traces)
- Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.412 in sq.)

1




## ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX (Note 1)
-60 V	130 mΩ @ -5.0 V	–15.5 A


#### P-Channel



#### **MARKING DIAGRAMS**




DPAK CASE 369C STYLE 2





PAK/DPAK
CASE 369D
STYLE 2

WW



20P06L Device Code

A = Assembly Location

= Work Week

/ = Year

G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS							<u> </u>
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -$	-250 μΑ	-60	-74		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				-64		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C			-1.0	μΑ
		$V_{GS} = 0 \text{ V}, V_{DS} = -60 \text{ V}$	T <sub>J</sub> = 150°C			-10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)	•					-	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	–250 μΑ	-1.0	-1.5	-2.0	V
Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				3.1		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = -5.0 \text{ V}, I_D$	= -7.5 A		0.130	0.150	Ω
		$V_{GS} = -5.0 \text{ V}, I_{D}$	= -15 A		0.143		
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub>	= -7.5 A		11		S
Drain-to-Source On-Voltage	V <sub>DS(on)</sub>	$V_{GS} = -5.0 \text{ V},$ $I_D = -7.5 \text{ A}$	T <sub>J</sub> = 25°C			-1.2	V
			T <sub>J</sub> = 150°C			-1.9	1
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = -25 V			740	1190	pF
Output Capacitance	C <sub>OSS</sub>				207	300	1
Reverse Transfer Capacitance	C <sub>RSS</sub>				66	120	1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -5.0 \text{ V}, V_{DS} = -48 \text{ V},$ $I_{D} = -18 \text{ A}$			15	26	nC
Gate-to-Source Charge	Q <sub>GS</sub>				4.0		1
Gate-to-Drain Charge	$Q_{GD}$				7.0		1
SWITCHING CHARACTERISTICS (Note 4	)						
Turn-On Delay Time	t <sub>d(ON)</sub>				11	20	ns
Rise Time	t <sub>r</sub>	VGS = -5.0 V. VDF	n = -30 V.		90	180	1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = -5.0 \text{ V}, V_{DE}$ $I_D = -15 \text{ A}, R_G = -15 \text{ A}$	= 9.1 Ω		28	50	1
Fall Time	t <sub>f</sub>	1			70	135	
DRAIN-SOURCE DIODE CHARACTERIS	TICS				•		•
Forward Diode Voltage	$V_{SD}$	-	T <sub>J</sub> = 25°C		1.5	2.5	V
		$V_{GS} = 0 \text{ V}, I_{S} = -15 \text{ A}$	T <sub>J</sub> = 150°C		1.3		1
Reverse Recovery Time	t <sub>RR</sub>				60		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A}/\mu\text{s,}$ $I_S = -12 \text{ A}$			39		1
Discharge Time	t <sub>b</sub>				21		1
Reverse Recovery Charge	Q <sub>RR</sub>	1			0.13		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>3.</sup> Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ 4. Switching characteristics are independent of operating junction temperatures

#### **TYPICAL PERFORMANCE CURVES**

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation





Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge







Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



#### **ORDERING INFORMATION**

Device	Package	$Shipping^\dagger$
NTD20P06LG	DPAK (Pb-Free)	75 Units / Rail
NTD20P06LT4G		2500 / Tape & Reel
NTDV20P06LT4G		2500 / Tape & Reel
NTDV20P06LT4G-VF01		2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MECHANICAL CASE OUTLINE





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
7	0.155		3 93	

#### MARKING DIAGRAMS

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

YWW

XXXXXXXXX





xxxxxxxx = Device Code
A = Assembly Location
IL = Wafer Lot
Y = Year
WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	IPAK (DPAK INSERTION M	IPAK (DPAK INSERTION MOUNT)		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DETAIL A** BOTATED 90° CW

STYLE 2:

STYLE 1:

# **DPAK (SINGLE GAUGE)** CASE 369C **ISSUE F**

**DATE 21 JUL 2015** 

#### NOTES:


- IOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	REF 2.90 REF	
L2	0.020	BSC	BSC 0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code

= Assembly Location Α

L = Wafer Lot Υ = Year

WW = Work Week G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking.

## SCALE 1:1 - h3 В L3 € DETAIL A NOTE 7 **BOTTOM VIEW** Ce SIDE VIEW | $\oplus$ | 0.005 (0.13) lacktriangledown C **TOP VIEW** Z Ħ L2 GAUGE C SEATING **BOTTOM VIEW** Δ1 ALTERNATE CONSTRUCTIONS

PIN 1. BASE 2. COLLE 3. EMITTE 4. COLLE	ER 3. SOL	JIN 2. CA	THODE :	1. CATHODE 2. ANODE 3. GATE 4. ANODE	PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	3. ANODE	3. RESIS	IODE STOR ADJUST	STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE

STYLE 3:

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

STYLE 5:

STYLE 4:

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative