## Designer's™ Data Sheet

# Fully Isolated TMOS E-FET™ High Energy Power MOSFET

### N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche mode and operate reliably. This new high energy device also offers a drain-to-source diode with fast recovery time. The device is designed for high speed switching applications such as switching power supplies, PWM motor controls and other inductive loads. The avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients. The device is housed in a fully isolated TO-220 package which has an isolation voltage rating of up to 4500 Volts.


- Avalanche Energy Specified
- · Low Stored Gate Charge for Efficient Switching
- Source—to—Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode
- Isolated Version of the MTP50N06E






Motorola Preferred Device

TMOS POWER FET
30 AMPERES
60 VOLTS
RDS(on) = 0.025 OHM MAX



CASE 221D-02, Style 1 (ISOLATED TO-220 TYPE)



### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

| Rating                                                                                                                                                              |                                        | Value                | Unit          |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|----------------------|---------------|
| Drain-to-Source Voltage                                                                                                                                             | V <sub>DSS</sub>                       | 60                   | Volts         |
| Drain–to–Gate Voltage (RGS = 1.0 M $\Omega$ )                                                                                                                       | V <sub>DGR</sub>                       | 60                   | Volts         |
| Gate-to-Source Voltage — Continuous                                                                                                                                 | V <sub>GS</sub>                        | ±20                  | Volts         |
| Drain Current — Continuous<br>— Continuous @ 100°C<br>— Pulsed                                                                                                      | ID<br>ID                               | 30<br>20<br>160      | Amps          |
| RMS Isolation Voltage (t = 1 second, R.H. ≤ 30%, T <sub>A</sub> = 25°C) Per Figure 18 Per Figure 19 Per Figure 20                                                   | VISO1<br>VISO2<br>VISO3                | 4500<br>3500<br>1500 | Volts         |
| Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C                                                                                                   | PD                                     | 50<br>0.4            | Watts<br>W/°C |
| Operating and Storage Temperature Range                                                                                                                             | T <sub>J</sub> , T <sub>Stg</sub>      | - 55 to 150          | °C            |
| Single Pulse Drain–to–Source Avalanche Energy — Starting $T_J$ = 25°C ( $V_{DD}$ = 25 V, $V_{GS}$ = 10 V, Peak $I_L$ = 30 A, L = 889 $\mu$ H, $R_G$ = 25 $\Omega$ ) | EAS                                    | 400                  | mJ            |
| Thermal Resistance — Junction to Case<br>— Junction to Ambient                                                                                                      | R <sub>0</sub> JC<br>R <sub>0</sub> JA | 2.5<br>62.5          | °C/W          |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds                                                                                      | TL                                     | 260                  | °C            |

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

**=** 6367254 0103009 933 **=** 

#### MTA30N06E

#### FLECTRICAL CHARACTERISTICS /Tu= 25°C unless otherwise noted)

| Cha                                                                                                                          | racteristic                                                                | Symbol                                       | Min                           | Тур      | Max        | Unit         |
|------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------|-------------------------------|----------|------------|--------------|
| OFF CHARACTERISTICS                                                                                                          |                                                                            |                                              |                               |          |            |              |
| Drain-to-Source Breakdown Voltage<br>(VGS = 0, ID = 250 µAdc)<br>Temperature Coefficient (Positive                           |                                                                            | V <sub>(BR)DSS</sub>                         | 60<br>—                       | <br>65   | _          | Vdc<br>mV/°C |
| Zero Gate Voltage Drain Current (VDS = 60 V, VGS = 0) (VDS = 60 V, VGS = 0, TJ = 125°C)                                      |                                                                            | IDSS                                         | _                             | =        | 10<br>100  | μAdc         |
| Gate-Body Leakage Current (V <sub>GS</sub> = ± 20 Vdc, V <sub>DS</sub> = 0)                                                  |                                                                            | lgss                                         | _                             |          | 100        | nAdc         |
| ON CHARACTERISTICS (1)                                                                                                       |                                                                            |                                              |                               |          |            |              |
| Gate Threshold Voltage<br>(V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc)<br>Threshold Temperature Coefficie | nt (negative)                                                              | V <sub>GS(th)</sub>                          | 2.0<br>—                      |          | 4.0<br>—   | Vdc<br>mV/°C |
| Static Drain-to-Source On-Resista                                                                                            | ance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 25 Adc)                   | R <sub>DS(on)</sub>                          | _                             | 0.017    | 0.025      | Ohm          |
| Drain-to-Source On-Voltage (VGS<br>(ID = 50 Adc)<br>(ID = 25 Adc, TJ = 100°C)                                                | s = 10 Vdc)                                                                | V <sub>DS(on)</sub>                          | =                             | =        | 1.6<br>1.2 | Vdc          |
| Forward Transconductance (VDS ≥                                                                                              | 8.0 Vdc, ID = 25 Adc)                                                      | 9 <sub>FS</sub>                              | 17                            | <u> </u> | _          | mhos         |
| DYNAMIC CHARACTERISTICS                                                                                                      | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3                                    |                                              | <del> </del>                  |          | •          |              |
| Input Capacitance                                                                                                            |                                                                            | Ciss                                         | I —                           | 2500     | 3500       | pF           |
| Output Capacitance                                                                                                           | $(V_{DS} = 25 \text{ V, V}_{GS} = 0,$<br>f = 1.0  MHz)                     | Coss                                         |                               | 1000     | 1400       |              |
| Transfer Capacitance                                                                                                         | 1 = 1.0 MHZ}                                                               | C <sub>rss</sub>                             |                               | 250      | 500        |              |
| SWITCHING CHARACTERISTICS (                                                                                                  | 2)                                                                         | •                                            |                               | -        |            |              |
| Turn-On Delay Time                                                                                                           |                                                                            | <sup>t</sup> d(on)                           | I —                           | 23       | 46         | ns           |
| Rise Time                                                                                                                    | (V <sub>DD</sub> = 25 V, I <sub>D</sub> = 50 A,                            | t <sub>r</sub>                               |                               | 160      | 320        |              |
| Turn-Off Delay Time                                                                                                          | $V_{GS} = 10 \text{ V, R}_{G} = 9.1 \Omega$                                | <sup>t</sup> d(off)                          | _                             | 70       | 140        |              |
| Fall Time                                                                                                                    |                                                                            | tf                                           | _                             | 120      | 240        |              |
| Gate Charge                                                                                                                  |                                                                            | QT                                           |                               | 75       | 100        | nC           |
| ·                                                                                                                            | (V <sub>DS</sub> = 48 V, I <sub>D</sub> = 50 A,<br>V <sub>GS</sub> = 10 V) | Q <sub>1</sub>                               | _                             | 15       |            |              |
|                                                                                                                              |                                                                            | Q <sub>2</sub>                               | _                             | 45       | _          |              |
|                                                                                                                              |                                                                            | Q <sub>3</sub>                               | <u> </u>                      | 30       | _          |              |
| SOURCE-DRAIN DIODE CHARAC                                                                                                    | TERISTICS                                                                  | <u>.                                    </u> |                               |          | •          |              |
| Forward On-Voltage                                                                                                           | (I <sub>S</sub> = 50 A, V <sub>GS</sub> = 0)                               | V <sub>SD</sub>                              | V <sub>SD</sub> — 1.1 2.5 Vdc |          |            |              |
|                                                                                                                              | (I <sub>S</sub> = 50 A, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C)       |                                              |                               | 1.0      | -          | 1            |
| Reverse Recovery Time                                                                                                        | (I <sub>S</sub> = 25 A, di/dt = 100 A/μs)                                  | t <sub>rr</sub>                              | _                             | 120      | _          | ns           |
| INTERNAL PACKAGE INDUCTANO                                                                                                   | E                                                                          |                                              |                               |          |            |              |
| Internal Drain Inductance<br>(Measured from screw on tab to center of die)                                                   |                                                                            | LD                                           | _                             | 4.5      | _          | nH           |
| Internal Source Inductance<br>(Measured from the source lead 0.25" from package to source bond pad)                          |                                                                            | LS                                           | <u> </u>                      | 7.5      |            |              |
| ISOLATION CAPACITANCE                                                                                                        |                                                                            |                                              |                               |          |            |              |
| Isolation Capacitance, Drain-to-Heat Sink                                                                                    |                                                                            | Ciso                                         | -                             | 15       | -          | pF           |

<sup>(1)</sup> Pulse Test: Pulse Width ≤ 300 µs max, Duty Cycle = 2.0%.

<sup>(2)</sup> Switching characteristics are independent of operating junction temperature.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation With Temperature




Figure 5. Gate Charge Test Circuit




Figure 6. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain–to–source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, BVDSS. The switching SOA shown in Figure 9 is applicable for both turn—on and turn—off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Forward Biased Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 7. Resistive Switching Time Variation versus Gate Resistance




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

#### **COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source—drain current versus re—applied drain voltage when the source—drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half—bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $dl_s/dt$  is specified with a maximum value. Higher values of  $dl_s/dt$  require an appropriate derating of  $l_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $dl_s/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{rr}$  as the diode goes from conduction to reverse blocking.

VDS(pk) is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 $V_R$  is specified at rated  $V_{(BR)DSS}$  to ensure that the CSOA stress is maximized as  $I_S$  decays from  $I_{RM}$  to zero.

Rgs should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums.  $dV_{DS}/dt$  in excess of 10 V/ns was attained with  $dl_{S}/dt$  of 400 A/ $\mu$ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area
Test Circuit




Figure 14. Capacitance Variation




Figure 15. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 16. Unclamped Inductive Switching Test Circuit





Figure 17. Unclamped Inductive Switching Waveforms

#### **TEST CONDITIONS FOR ISOLATION TESTS\***



#### **MOUNTING INFORMATION\*\***




Figure 21. Typical Mounting Techniques\*

Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in • lbs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4—40 screw, without washers, and applying a torque in excess of 20 in • lbs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4-40 screws indicate that the screw slot fails between 15 to 20 in • lbs without adversely affecting the package. However, in order to positively insure the package integrity of the fully isolated device, Motorola does not recommend exceeding 10 in • lbs of mounting torque under any mounting conditions.

<sup>\*\*</sup> For more information about mounting power semiconductors see Application Note AN1040.