

IRF820B/IRFS820B

500V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supplies, power factor correction and electronic lamp ballasts based on half bridge.

Features

- 2.5A, 500V, $R_{DS(on)}$ = 2.6 Ω @V_{GS} = 10 V Low gate charge (typical 14 nC)
- Low Crss (typical 10 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		IRF820B	IRFS820B	Units
V _{DSS}	Drain-Source Voltage		5	V	
I _D	Drain Current - Continuous (T _C = 25°C)		2.5	2.5 *	Α
	- Continuous (T _C = 100°C)		1.6	1.6 *	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	8.0	8.0 *	Α
V_{GSS}	Gate-Source Voltage		±	30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	2	00	mJ
I _{AR}	Avalanche Current	(Note 1)	2.5		Α
E _{AR}	Repetitive Avalanche Energy (Note 1)		4.9		mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5	.5	V/ns
P_D	Power Dissipation (T _C = 25°C)		49	33	W
	- Derate above 25°C		0.39	0.27	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range	Operating and Storage Temperature Range -55 to +150		+150	°C
T _L	Maximum lead temperature for soldering pur 1/8" from case for 5 seconds	poses,	3	00	°C

^{*} Drain current limited by maximum junction temperature

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case Max.	2.57	3.74	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink Typ.	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient Max.	62.5	62.5	°C/W

Off Cha	Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$					
BV _{DSS} \(\Delta \text{V} \text{DSS} \) / \(\Delta \text{T}_{\text{J}} \) I _{DSS}	Drain-Source Breakdown Voltage Breakdown Voltage Temperature	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$					
ΔBV _{DSS} / ΔT _J I _{DSS}	ŭ ,			500			V
		$I_D = 250 \mu\text{A}$, Referenced to	o 25°C		0.54		V/°C
I _{GSSF}	Zana Oata Valta va Basis Oamaat	V _{DS} = 500 V, V _{GS} = 0 V				10	μА
I _{GSSF}	Zero Gate Voltage Drain Current	V _{DS} = 400 V, T _C = 125°C				100	μΑ
	Gate-Body Leakage Current, Forward	$V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
On Cha	racteristics						,
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 1.25 A			2.1	2.6	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 1.25 A	(Note 4)		2.9		S
C _{oss} C _{rss}	Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz			45 10	60 15	pF pF
C _{iss}		$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			_		
Switchir	ng Characteristics						
t _{d(on)}	Turn-On Delay Time	V 050 V I 0.5 A			10	30	ns
t _r	Turn-On Rise Time	$V_{DD} = 250 \text{ V}, I_D = 2.5 \text{ A},$			30	70	ns
t _{d(off)}	Turn-Off Delay Time	$R_G = 25 \Omega$			40	90	ns
t _f	Turn-Off Fall Time	(1	Note 4, 5)		35	80	ns
Q _g	Total Gate Charge	V _{DS} = 400 V, I _D = 2.5 A,			14	18	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 100 \text{ V}, 10 = 2.07 \text{ V},$			2.4		nC
Q _{gd}	Gate-Drain Charge		Note 4, 5)		5.8		nC
<u> </u>	aumas Diada Okamastanistias au	ad Massimosoma Datinana					
Drain-So	ource Diode Characteristics ar Maximum Continuous Drain-Source Dio					2.5	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F					8.0	A
'SIM	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.5 A				1.4	V
Von							
V _{SD}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 2.5 \text{ A},$			260		ns

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 58mH, I_{AS} = 2.5A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} \leq 2.5A, di/dt \leq 300A/μs, V_{DD} \leq BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300μs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. A, November 2001

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area for IRF820B




Figure 9-2. Maximum Safe Operating Area for IRFS820B




Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for IRF820B






Figure 11-2. Transient Thermal Response Curve for IRFS820B

©2001 Fairchild Semiconductor Corporation Rev. A, November 2001


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms











©2001 Fairchild Semiconductor Corporation Rev. A, November 2001





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	OPTOLOGIC™	SMART START™	VCX^{TM}
Bottomless™	FASTr™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
CROSSVOLT TM	GlobalOptoisolator™	POP™	SuperSOT™-3	
DenseTrench™	GTO™	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench [®]	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E ² CMOS™	LittleFET™	QS™	TruTranslation™	
EnSigna™	MicroFET™	QT Optoelectronics™	TinyLogic™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SLIENT SWITCHER®	UltraFET [®]	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:


- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation Rev. H4



Features

- 2.5A, 500V, $R_{DS(on)} = 2.6\Omega$ @ $V_{GS} = 10 \text{ V}$
- Low gate charge (typical 14 nC)
- Low Crss (typical 10 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

	Product	Product status	Pricing*	Package type	Leads	Packing method	
--	---------	----------------	----------	--------------	-------	----------------	--

IRFS820B	Full Production	\$0.55	<u>TO-220F</u>	3	RAIL
IRFS820BT	Full Production	\$0.55	<u>TO-220F</u>	3	RAIL

^{* 1,000} piece Budgetary Pricing

back to top

Models

Package & leads	Condition	Temperature range	Software version	Revision date
PSPICE				
TO-220F-3	Electrical	-55°C to 150°C	9.2	Dec 4, 2001

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor