

DATA SHEET


# **General Description**

The ICS853S024 is a low skew, 1-to-24 Differential-to-3.3V, 2.5V LVPECL Fanout Buffer. The PCLK, nPCLK pair can accept most standard differential input levels. The ICS853S024 is characterized to operate from either a 3.3V or a 2.5V power supply. Guaranteed output skew characteristics make the ICS853S024 ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **Features**

- Twenty four LVPECL outputs.
- One differential clock input pair
- Differential input clock (PCLK, nPCLK) can accept the following signaling levels: LVDS, LVPECL, CML
- Maximum output frequency: 2GHz
- Translates any single ended input signal to 3.3V, 2.5V LVPECL levels with resistor bias on nPCLK input
- Output skew: 125ps (maximum)
- Rise and Fall Time: 180ps (typical)
- Additive phase jitter, RMS: 0.15ps (typical) @ 156.25MHz
- Full 3.3V or 2.5V supply voltage
- 0°C to 70°C ambient operating temperature
- · Available in lead-free (RoHS 6) package

# **Block Diagram**



## Pin Assignment





**Table 1. Pin Descriptions** 

Number	Name	T	уре	Description
1, 16, 18, 31, 33, 34, 50, 63, 64	V <sub>CC</sub>	Power		Power supply pins.
2, 15, 17, 32, 49	V <sub>EE</sub>	Power		Negative supply pins.
3, 4	Q0, nQ0	Output		Differential clock outputs. LVPECL interface levels.
5, 6	Q1, nQ1	Output		Differential clock outputs. LVPECL interface levels.
7, 8	Q2, nQ2	Output		Differential clock outputs. LVPECL interface levels.
9, 10	Q3, nQ3	Output		Differential clock outputs. LVPECL interface levels.
11, 12	Q4, nQ4	Output		Differential clock outputs. LVPECL interface levels.
13, 14	Q5, nQ5	Output		Differential clock outputs. LVPECL interface levels.
19, 20	Q6, nQ6	Output		Differential clock outputs. LVPECL interface levels.
21, 22	Q7, nQ7	Output		Differential clock outputs. LVPECL interface levels.
23, 24	Q8, nQ8	Output		Differential clock outputs. LVPECL interface levels.
25, 26	Q9, nQ9	Output		Differential clock outputs. LVPECL interface levels.
27, 28	Q10, nQ10	Output		Differential clock outputs. LVPECL interface levels.
29, 30	Q11, nQ11	Output		Differential clock outputs. LVPECL interface levels.
35, 36	Q12, nQ12	Output		Differential clock outputs. LVPECL interface levels.
37, 38	Q13, nQ13	Output		Differential clock outputs. LVPECL interface levels.
39, 40	Q14, nQ14	Output		Differential clock outputs. LVPECL interface levels.
41, 42	Q15, nQ15	Output		Differential clock outputs. LVPECL interface levels.
43, 44	Q16, nQ16	Output		Differential clock outputs. LVPECL interface levels.
45, 46	Q17, nQ17	Output		Differential clock outputs. LVPECL interface levels.
47	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
48	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{CC}/2$ default when left floating.
51, 52	Q18, nQ18	Output		Differential clock outputs. LVPECL interface levels.
53, 54	Q19, nQ19	Output		Differential clock outputs. LVPECL interface levels.
55, 56	Q20, nQ20	Output		Differential clock outputs. LVPECL interface levels.
57, 58	Q21, nQ21	Output		Differential clock outputs. LVPECL interface levels.
59, 60	Q22, nQ22	Output		Differential clock outputs. LVPECL interface levels.
61, 62	Q23, nQ23	Output		Differential clock outputs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V <sub>CC</sub>	4.6V	
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V	
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA	
Package Thermal Impedance, $\theta_{JA}$	32.5°C/W (0 mps)	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	

### **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				240	mA

Table 3B. LVPECL Differential DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK, nPCLK	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
I <sub>IL</sub> Input Lo	Input Low Current	PCLK	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
	Input Low Current	nPCLK	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
$V_{PP}$	Peak-to-Peak Voltage	)		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1			1.2		V <sub>CC</sub>	V

NOTE 1: Common mode input voltage is defined as  $V_{IH}$ .

Table 3C. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: All outputs are terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2V.



Table 3D. LVPECL DC Characteristics,  $V_{CC}$  = 2.5V ± 5%,  $V_{EE}$  = 0V,  $T_A$  = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.6	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: All outputs are terminated with  $50\Omega$  to  $V_{CC}$  – 2V.

### **AC Electrical Characteristics**

Table 4. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				2	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		400		800	ps
Additive Phase Jitter, RMS; tjit Refer to Additive Phase Jitter Section	156.25MHz, Integration Range: 12kHz – 20MHz		0.15		ps	
		312.5MHz, Integration Range: 12kHz – 20MHz		0.11		ps
tsk(o)	Output Skew; NOTE 2, 3			75	125	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				200	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50	180	300	ps
odc	Output Duty Cycle		47		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at  $f_{OUT} \le 1 GHz$ , unless otherwise noted.

NOTE: Special thermal considerations may be required. See Applications Section.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.



#### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is

shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


Measured usng a Rohde & Schwarz SMA100 as the input source.




# **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




**Differential Input Level** 



**Output Skew** 




Part-to-Part Skew




**Propagation Delay** 



# **Parameter Measurement Information, continued**





**Output Duty Cycle/Pulse Width/Period** 

**Output Rise/Fall Time** 

# **Applications Information**

# **Recommendations for Unused Output Pins**

## **Outputs:**

### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated. All supplies must be connected.



#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



## 3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 2A to 2E show interface examples for the PCLK/ nPCLK input driven by the most common driver types.

3.3V  $Z_0 = 50\Omega$   $Z_0 = 50\Omega$ 

Figure 2A. PCLK/nPCLK Input Driven by a CML Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple



## 2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3A to 3E show interface examples for the PCLK/ nPCLK input driven by the most common driver types.

the PCLK/ nPCLK input driven by the most common driver types.

driver termination requirements.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver





Figure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver



The input interfaces suggested here are examples only. If the driver

Please consult with the vendor of the driver component to confirm the

is from another vendor, use their termination recommendation.

Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple



## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination



## **Termination for 2.5V LVPECL Outputs**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example



### **EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 6. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)



#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS853S024. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS853S024 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 240mA = 832mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 24 \* 30mW = 720mW

Total Power\_MAX (3.465V, with all outputs switching) = 832W + 720mW = 1.552W

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming 0 air flow and a multi-layer board, the appropriate value is 32.5°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

$$70^{\circ}\text{C} + 1.552 \text{ W} * 32.5^{\circ}\text{C/W} = 120.4^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 5. Thermal Resistance  $\theta_{JA}$  for 64 Lead TQFP, EPad, Forced Convection

$\theta_{JA}$ by Velocity					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	32.5°C/W	26.6°C/W	25.1°C/W		



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$  $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# **Reliability Information**

# Table 6. $\theta_{\text{JA}}$ vs. Air Flow Table for a 64 Lead TQFP, E-Pad

θ <sub>JA</sub> vs. Air Flow						
Meters per Second	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	32.5°C/W	26.6°C/W	25.1°C/W			

### **Transistor Count**

The transistor count for ICS853S024 is: 8336



# **Package Outline and Package Dimensions**

Package Outline - Y Suffix for 64 Lead TQFP, E-Pad




Table 7. Package Dimensions for 64 Lead TQFP, E-Pad

JEDEC Variation: ACD All Dimensions in Millimeters								
Symbol	I Minimum Nominal Maximum							
N		64						
Α			1.20					
A1	0.05	0.10	0.15					
A2	0.95	1.00	1.05					
b	0.17	0.22	0.27					
С	0.09		0.20					
D&E		12.00 Basic						
D1 & E1		10.00 Basic						
D2 & E2		7.50 Ref.						
D3 & E3	4.5	5.0	5.5					
е		0.50 Basic	ı					
L	0.45	0.60	0.75					
θ	0°		7°					
ccc			0.08					

Reference Document: JEDEC Publication 95, MS-026



# **Ordering Information**

# **Table 8. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
853S024AYLF	ICS853S024AYLF	Lead-Free, 64 Lead TQFP, E-Pad	Tray	0°C to +70°C
853S024AYLFT	ICS853S024AYLF	Lead-Free, 64 Lead TQFP, E-Pad	500 Tape & Reel	0°C to +70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/