


Description

The 8P34S2108 is a high-performance, low-power, differential dual 1:8 LVDS output 1.8V/2.5V fanout buffer. The device supports fail-safe operation and is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. Two independent buffer channels are available, each channel has two low skew outputs. High isolation between channels minimizes noise coupling.

Guaranteed output-to-output and part-to-part skew characteristics make the 8P34S2108 ideal for those clock distribution applications demanding well-defined performance and repeatability. The device is characterized to operate from a 1.8V or 2.5V power supply. The integrated bias voltage references enable easy interfacing AC-coupled signals to the device inputs.

Block Diagram




Features

- Dual 1:8 low skew, low additive jitter LVDS fanout buffers
- Matched AC characteristics across both channels
- High isolation between channels
- Both differential CLKA, nCLKA and CLKB, nCLKB inputs accept LVDS, LVPECL and single-ended LVCMOS levels
- Maximum input clock frequency: 2GHz
- Output amplitudes: 350mV, 500mV or disable (selectable)
- Output bank skew: 10ps typical
- Output skew: 20ps typical
- Low additive phase jitter, RMS: 45fs typical (f_{REF} = 156.25MHz, 12kHz – 20MHz)
- Full 1.8V and 2.5V supply voltage mode
- Low device current consumption (I_{DD}):
 - 280mA typical: 1.8V
 - 290mA typical: 2.5V
- Lead-free (RoHS 6), 48-lead VFQFPN packaging
- -40°C to +85°C ambient operating temperature
- Supports case temperature up to +105°C



Pin Assignments

Figure 1. Pin Assignments for 7 × 7 mm 48-VFQFPN Package – Top View



Pin Descriptions

Table 1. Pin Descriptions^[a]

Number	Name	Туре	Description
1	GND	Power	Power supply ground.
2	SELAB	Input [PD/PU]	Control input. Output amplitude select for channel B.
3	CLKB	Input [PD]	Non-inverting differential clock/data input for channel B.
4	nCLKB	Input [PD/PU]	Inverting differential clock/data input for channel B.
5	VREFB	Output	Bias voltage reference for the CLKB, nCLKB input pairs.
6	$V_{\rm DDB}$	Power	Power supply pins for the core and inputs of channel B.
7	V_{DDA}	Power	Power supply pins for the core and inputs of channel A.
8	VREFA	Output	Bias voltage reference for the CLKA, nCLKA input pairs.
9	nCLKA	Input [PD/PU]	Inverting differential clock/data input.
10	CLKA	Input [PD]	Non-inverting differential clock/data input.
11	SELAA	Input [PD/PU]	Control input: Output amplitude select for channel A.
12	GND	Power	Power supply ground.
13	V _{DDQA}	Power	Power supply pin for the channel A outputs QA[0:7].
14	QA0	Output	Differential output pair A0. LVDS interface levels.
15	nQA0	Output	Differential output pair A0. LVDS interface levels.



Table 1. Pin Descriptions^[a]

16 QA1 Output Differential output pair A1. LVDS interface levels. 17 nQA1 Output Differential output pair A1. LVDS interface levels. 18 QA2 Output Differential output pair A2. LVDS interface levels. 19 nQA2 Output Differential output pair A2. LVDS interface levels. 20 QA3 Output Differential output pair A3. LVDS interface levels. 21 nQA3 Output Differential output pair A3. LVDS interface levels. 22 QA4 Output Differential output pair A3. LVDS interface levels. 23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 VDDQA Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A4. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A5. LVDS interface levels. 28 nQA6 Output Differential output pair A5. LVDS interface levels. 29 QA7 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A6. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair A7. LVDS interface levels. 32 nQB0 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair A7. LVDS interface levels. 32 nQB0 Output Differential output pair A7. LVDS interface levels. 33 nQB1 Output Differential output pair A7. LVDS interface levels. 34 nQB0 Output Differential output pair B1. LVDS interface levels. 35 nQB0 Output Differential output pair B1. LVDS interface levels. 36 nQB2 Output Differential output pair B1. LVDS interface levels. 37 NPDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B4. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels.	
18 QA2 Output Differential output pair A2. LVDS interface levels. 19 nQA2 Output Differential output pair A2. LVDS interface levels. 20 QA3 Output Differential output pair A3. LVDS interface levels. 21 nQA3 Output Differential output pair A3. LVDS interface levels. 22 QA4 Output Differential output pair A4. LVDS interface levels. 23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 VDDAA Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair A7. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 NDDAB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels.	
19 nQA2 Output Differential output pair A2. LVDS interface levels. 20 QA3 Output Differential output pair A3. LVDS interface levels. 21 nQA3 Output Differential output pair A3. LVDS interface levels. 22 QA4 Output Differential output pair A4. LVDS interface levels. 23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 VDDQA Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QBO Output Differential output pair A7. LVDS interface levels. 32 nQBO Output Differential output pair B8. LVDS interface levels. 33 QB1 Output Differential output pair B8. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B1. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels.	
20 QA3 Output Differential output pair A3. LVDS interface levels. 21 nQA3 Output Differential output pair A4. LVDS interface levels. 22 QA4 Output Differential output pair A4. LVDS interface levels. 23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 VDDQA Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QBO Output Differential output pair A7. LVDS interface levels. 32 nQBO Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B1. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B4. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels.	
21 nQA3 Output Differential output pair A3. LVDS interface levels. 22 QA4 Output Differential output pair A4. LVDS interface levels. 23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 VpDQA Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair A7. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels.	
22 QA4 Output Differential output pair A4. LVDS interface levels. 23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 V _{DDQA} Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair A7. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B0. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B1. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 V _{DDQB} Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels.	
23 nQA4 Output Differential output pair A4. LVDS interface levels. 24 V _{DDQA} Power Power supply pin for the channel A outputs QA[0:7]. 25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 V _{DDQB} Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels.	
Power supply pin for the channel A outputs QA[0:7]. Differential output pair A5. LVDS interface levels. Differential output pair A5. LVDS interface levels. Differential output pair A5. LVDS interface levels. Differential output pair A6. LVDS interface levels. Power supply pin for the channel A outputs QA[0:7]. Differential output pair A6. LVDS interface levels. Differential output pair A6. LVDS interface levels. Differential output pair A7. LVDS interface levels. Differential output pair A7. LVDS interface levels. Differential output pair A7. LVDS interface levels. Differential output pair B0. LVDS interface levels. Differential output pair B0. LVDS interface levels. Differential output pair B1. LVDS interface levels. Differential output pair B1. LVDS interface levels. Differential output pair B1. LVDS interface levels. Differential output pair B2. LVDS interface levels. Differential output pair B3. LVDS interface levels. Differential output pair B4. LVDS interface levels. Differential output pair B4. LVDS interface levels. Differential output pair B4. LVDS interface levels.	
25 QA5 Output Differential output pair A5. LVDS interface levels. 26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B4. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels.	
26 nQA5 Output Differential output pair A5. LVDS interface levels. 27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels.	
27 QA6 Output Differential output pair A6. LVDS interface levels. 28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. Differential output pair B4. LVDS interface levels.	
28 nQA6 Output Differential output pair A6. LVDS interface levels. 29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 V _{DDQB} Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels.	
29 QA7 Output Differential output pair A7. LVDS interface levels. 30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels.	
30 nQA7 Output Differential output pair A7. LVDS interface levels. 31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
31 QB0 Output Differential output pair B0. LVDS interface levels. 32 nQB0 Output Differential output pair B0. LVDS interface levels. 33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
32nQB0OutputDifferential output pair B0. LVDS interface levels.33QB1OutputDifferential output pair B1. LVDS interface levels.34nQB1OutputDifferential output pair B1. LVDS interface levels.35QB2OutputDifferential output pair B2. LVDS interface levels.36nQB2OutputDifferential output pair B2. LVDS interface levels.37VDQBPowerPower supply pin for the channel B outputs QB[0:7].38QB3OutputDifferential output pair B3. LVDS interface levels.39nQB3OutputDifferential output pair B3. LVDS interface levels.40QB4OutputDifferential output pair B4. LVDS interface levels.41nQB4OutputDifferential output pair B4. LVDS interface levels.42QB5OutputDifferential output pair B5. LVDS interface levels.	
33 QB1 Output Differential output pair B1. LVDS interface levels. 34 nQB1 Output Differential output pair B1. LVDS interface levels. 35 QB2 Output Differential output pair B2. LVDS interface levels. 36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 VDDQB Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
34nQB1OutputDifferential output pair B1. LVDS interface levels.35QB2OutputDifferential output pair B2. LVDS interface levels.36nQB2OutputDifferential output pair B2. LVDS interface levels.37VDDQBPowerPower supply pin for the channel B outputs QB[0:7].38QB3OutputDifferential output pair B3. LVDS interface levels.39nQB3OutputDifferential output pair B3. LVDS interface levels.40QB4OutputDifferential output pair B4. LVDS interface levels.41nQB4OutputDifferential output pair B4. LVDS interface levels.42QB5OutputDifferential output pair B5. LVDS interface levels.	
Output Differential output pair B2. LVDS interface levels. Output Differential output pair B2. LVDS interface levels. VDDQB Power Power supply pin for the channel B outputs QB[0:7]. QB3 Output Differential output pair B3. LVDS interface levels. Output Differential output pair B3. LVDS interface levels. Output Differential output pair B4. LVDS interface levels. Output Differential output pair B5. LVDS interface levels.	
36 nQB2 Output Differential output pair B2. LVDS interface levels. 37 V _{DDQB} Power Power supply pin for the channel B outputs QB[0:7]. 38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
Power Supply pin for the channel B outputs QB[0:7]. Output Differential output pair B3. LVDS interface levels. Output Differential output pair B3. LVDS interface levels. Output Differential output pair B4. LVDS interface levels. Output Differential output pair B5. LVDS interface levels.	
38 QB3 Output Differential output pair B3. LVDS interface levels. 39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
39 nQB3 Output Differential output pair B3. LVDS interface levels. 40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
40 QB4 Output Differential output pair B4. LVDS interface levels. 41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
41 nQB4 Output Differential output pair B4. LVDS interface levels. 42 QB5 Output Differential output pair B5. LVDS interface levels.	
42 QB5 Output Differential output pair B5. LVDS interface levels.	
43 nQB5 Output Differential output pair B5, LVDS interface levels.	
44 QB6 Output Differential output pair B6. LVDS interface levels.	
45 nQB6 Output Differential output pair B6. LVDS interface levels.	-
46 QB7 Output Differential output pair B7. LVDS interface levels.	
47 nQB7 Output Differential output pair B7. LVDS interface levels.	-
48 V _{DDQB} Power Power supply pin for the channel B outputs QB[0:7].	
ePad GND_EPAD Power Exposed pad of package. Connect to ground.	

[[]a] Pull-up (PU) and pull-down (PD) resistors are indicated in parentheses. Pull-up and pull-down refers to internal input resistors. See Table 5, DC Input Characteristics, for typical values.



Function Tables

Table 2. SELAA Bank A Output Amplitude Selection Table

SELAA	QA Output Amplitude (mV)
0	350
Float (default)	500
1	Disable (power-down)

Table 3. SELAB Bank B Output Amplitude Selection Table

SELAB	QB Output Amplitude (mV)
0	350
Float (default)	500
1	Disable (power-down)



Absolute Maximum Ratings

NOTE: The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 8P34S2108 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 4. Absolute Maximum Ratings

Item	Rating
Supply voltage, V _{DD} ^[a]	3.6V
Inputs, V _I	-0.5V to 3.6V
Inputs, I _I	20mA
Outputs, I _O Continuous current Surge current	10mA 15mA
Input sink/source, I _{REF}	±2mA
Maximum Junction Temperature, T _{J,MAX}	125°C
Storage Temperature, T _{STG}	-65°C to 150°C
ESD - Human Body Model ^[b]	2000V
ESD - Charged Device Model ^[b]	1500V

[[]a] V_{DD} denotes V_{DDA} , V_{DDB} .

DC Electrical Characteristics

Table 5. DC Input Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLDOWN}	Input Pull-down Resistor			51		kΩ
R _{PULLUP}	Input Pull-up Resistor			51		kΩ

[[]b] According to JEDEC JS-001-2012/JESD22-C101E.



Table 6. Power Supply DC Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	P	arameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DDQA,} \ V_{DDQB}$	Power Supply Volta	ge		1.71	1.8	1.89	V
$V_{\mathrm{DDQA}}, \ V_{\mathrm{DDQB}}$	Output Supply Voltage			1.71	1.8	1.89	V
I _{DDA +}		QA[0:7], QB[0:7] Outputs	500mV amplitude		400	495	mA
I _{DDB} + I _{DDQA} + I _{DDQB}	Core and Output Supply Current	Terminated 100Ω between nQx, Qx	350mV amplitude		280	345	mA
I _{DDA} + I _{DDB} + I _{DDQA} + I _{DDQB}	Core and Output Supply Current	QA[0:7], QB[0:7] Outputs disabled, SELAA = SELAB = 1			48	77	mA

Table 7. Power Supply DC Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 2.1V-2.7V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	P	arameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DDQA} , V _{DDQB}	Power Supply Volta	ge		2.1	2.5	2.7	V
V _{DDQA} , V _{DDQB}	Output Supply Voltage			2.1	2.5	2.7	٧
I _{DDA +}		QA[0:7], QB[0:7] Outputs	500mV amplitude		418	525	mA
I _{DDB +} I _{DDQA +} I _{DDQB}	Core and Output Supply Current	Terminated 100Ω between nQx, Qx	350mV amplitude		290	365	mA
I _{DDA} + I _{DDB} + I _{DDQA} + I _{DDQB}	Core and Output Supply Current	QA[0:7], QB[0:7] Outputs disabled, SELAA = SELAB = 1			48	77	mA

Table 8. LVCMOS Inputs DC Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V \pm 5\%$, 2.1V–2.7V, $T_A = -40$ °C to +85°C

Symbol	Param	eter	Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	SELAA, SELAB		0.75 · V _{DD} ^[a]		$V_{DD}^{[a]} + 0.3$	V
V _{IL}	Input Low Voltage	SELAA, SELAB		-0.3		0.25 · V _{DD} ^[a]	V
I _{IH}	Input High Current	SELAA, SELAB	$V_{IN} = V_{DD}^{[a]} = 1.89V, 2.7V$			10	μA
I _{IL}	Input Low Current	SELAA, SELAB	$V_{IN} = 0V, V_{DD}^{[a]} = 1.89V, 2.7V$	-150			μA
I _{LEAK}	Input Leakage Current	SELAA, SELAB	V _{IN} = 2.7V, V _{DD} ^[a] = 0V			250	μΑ

[[]a] V_{DD} denotes V_{DDA} , V_{DDB} .



Table 9. Differential Inputs Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V \pm 5\%$, 2.1V - 2.7V, $T_A = -40$ °C to +85°C

Symbol	Param	eter	Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLKA, nCLKA CLKB, nCLKB	$V_{IN} = V_{DD}^{[a]} = 1.89V, 2.7V$			150	μΑ
	Input Low Current	CLKA, CLKB	$V_{IN} = 0V, V_{DD}^{[a]} = 1.89V, 2.7V$	-10			μΑ
I _{IL}	input Low Current	nCLKA, nCLKB	$V_{IN} = 0V, V_{DD}^{[a]} = 1.89V, 2.7V$	-150			μΑ
I _{LEAK}	Input Leakage Current	CLKA, nCLKA CLKB, nCLKB	V _{IN} = 2.7V, V _{DD} ^[a] = 0V			250	μΑ
VREFA, B	Reference Voltage ^[b]		$I_{REF} = +100 \mu A, V_{DD}^{[a]} = 1.8V$	0.90		1.30	V
	Neierence voltage.		$I_{REF} = +100 \mu A, V_{DD}^{[a]} = 2.5 V$	1.50		1.90	V

[[]a] V_{DD} denotes V_{DDA} , V_{DDB} .

Table 10. LVDS DC Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB} = 1.8V \pm 5\%$, 2.1V–2.7V, $T_A = -40$ °C to +85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
ΔV _{OS}	V _{OS} Magnitude Change				50	mV

[[]b] VREF[A:B] specification is applicable to the AC-coupled input interfaces shown in Figure 5 and Figure 6.



AC Electrical Characteristics

Table 11. AC Electrical Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB}$ 1.8V ±5%, 2.1V - 2.7V, $T_A = -40$ °C to +85°C [a]

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Frequency				2	GHz
ΔV/Δt	Input Edge Rate		1.5			V/ns
t _{PD}	Propagation Delay ^{[b], [c]}	CLKA to any QAx, CLKB to any nQBx	100	255	400	ps
tsk(o)	Output Skew ^{[d], [e]}			20	40	ps
tsk(b)	Output Bank Skew ^{[e], [f]}			10	25	ps
tsk(p)	Pulse Skew ^[g]	f _{REF} = 100MHz		5	25	ps
tsk(pp)	Part-to-part Skew ^{[e], [h]}				200	ps
		f_{REF} = 156.25MHz; square wave, V_{DD} = 1.8V ± 5%, V_{PP} = 0.5V; Integration range: 1kHz – 40MHz		60	80	fs
$t_{\sf JIT}$	Buffer Additive Phase Jitter, RMS	f_{REF} = 156.25MHz square wave, V_{DD} = 1.8V ± 5%, V_{PP} = 1V; Integration range: 12kHz – 20MHz		45	60	fs
		f_{REF} = 156.25MHz; square wave, V_{DD} = 2.5V, V_{PP} = 0.5V; Integration range: 1kHz – 40MHz		54	75	fs
		f_{REF} = 156.25MHz square wave, V_{DD} = 2.5V, V_{PP} = 1V; Integration range: 12kHz – 20MHz		40	2 400 40 25 25 200 80	fs
. ★ ⟨> 20M⟩	Clock Single-side Band Phase	\geq 30MHz offset from carrier and noise floor, V_{DD} = 1.8V		< -160		dBc/Hz
Φ _N (≥30M)	Noise	\geq 30MHz offset from carrier and noise floor, V_{DD} = 2.5V		< -165	2 400 40 25 25 200 80 60	dBc/Hz
		f _{QA} = 491.52MHz, f _{QB} = 61.44MHz; V _{DD} = 1.8V, measured between neighboring outputs		-59		dB
4	Spurious Suppression, Coupling	f_{QA} = 491.52MHz, f_{QB} = 15.36MHz; V_{DD} = 1.8V, measured between neighboring outputs		-59		dB
t∕JIT, SP	between Channels	f _{QA} = 491.52MHz, f _{QB} = 61.44MHz; V _{DD} = 2.5V, measured between neighboring outputs		-54	2 255 400 20 40 10 25 5 25 200 60 80 45 60 54 75 40 55 <-160 <-59	dB
		f_{QA} = 491.52MHz, f_{QB} = 15.36MHz; V_{DD} = 2.5V, measured between neighboring outputs		-67		dB



Table 11. AC Electrical Characteristics, $V_{DDA} = V_{DDB} = V_{DDQA} = V_{DDQB}$ 1.8V ±5%, 2.1V - 2.7V, $T_{\Delta} = -40^{\circ}\text{C to } +85^{\circ}\text{C}^{[a]}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Output Rise/ Fall Time		10% to 90%, outputs loaded with 100Ω, V_{DD} = 1.8V ± 5%		150	400	ps
t_R / t_F			20% to 80%, outputs loaded with 100Ω, V_{DD} = 1.8V ± 5%		90	160	ps
			10% to 90%, outputs loaded with 100Ω, V_{DD} = 2.1V - 2.7V		200	420	ps
			20% to 80%, outputs loaded with 100Ω, V_{DD} = 2.1V - 2.7V		110	190	ps
V _{PP}	Input Voltage Amplitude	CLKA, CLKB		0.15		1.2	V
V _{PP_DIFF}	Differential Input Voltage Amplitude	CLKA, CLKB		0.3		2.4	V
V _{CMR}	Common Mode Input Voltage ^[i]			1.1		$V_{DD}^{[j]} - (V_{PP/2})$	V
	Differential Output Voltage		SELA A, SELAB = 0, R_{OUT} = 100 Ω , f_{REF} < 2GHz	247	350	454	mV
V _{OD}			SELA A, SELAB = float, $R_{OUT} = 100\Omega$, $f_{REF} < 2GHz$	350	500	650	mV
			SELA A, SELAB = float, R_{OUT} = 100 Ω , f_{REF} < 500MHz	450	550	650	mV
	Offset voltage, V _{DD} = 1.8V ± 5%		SELAA, SELAB = 0	0.61	0.77	0.91	V
			SELAA, SELAB = float	0.53	0.68	0.82	V
	Official violations (V) = 0.41/		SELAA, SELAB = 0	0.80	1.01	1.20	V
	Offset voltage, V _{DD} =	Z. I V	SELAA, SELAB = float	0.74	0.95	1.15	V
V _{OS}	Offset voltage, V _{DD} = 2.3V		SELAA, SELAB = 0	1.00	1.21	1.42	V
			SELAA, SELAB = float	0.95	1.15	1.36	V
	Offset voltage, V _{DD} = 2.5V		SELAA, SELAB = 0	1.30	1.45	1.62	V
			SELAA, SELAB = float	1.20	1.35	1.55	V
	Offset voltage, V _{DD} = 2.7V		SELAA, SELAB = 0	1.40	1.61	1.82	V
			SELAA, SELAB = float	1.34	1.55	1.75	V

[[]a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[[]b] Measured from the differential input crossing point to the differential output crossing point.

[[]c] Input $V_{PP} = 400$ mV.

[[]d] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

[[]e] This parameter is defined in accordance with JEDEC Standard 65.

[[]f] Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

[[]g] Output pulse skew is the absolute value of the difference of the propagation delay times: | t_{PLH} - t_{PHL} |.




SSB Phase Noise dBc/Hz

- [h] Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
- [i] Common Mode Input Voltage is defined as the cross-point voltage.
- [j] V_{DD} denotes V_{DDA} , V_{DDB} .

Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the **dBc Phase**Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.

Figure 2. Additive Phase Jitter. Frequency: 156.25MHz, Integration Range: 12kHz to 20MHz = 45fs typical





Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating there should be no trace attached.

VREFX

The unused VREFA and VREFB pins can be left floating. We recommend that there is no trace attached.



Wiring the Differential Input to Accept Single-ended Levels

Figure 3 shows an example of how a differential input can be wired to accept single-ended levels. To satisfy the VCMR requirement, the reference voltage V1 is set to 1.2V which is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V1 to meet the VCRM requirement. For example, if the input clock swing is 1.8V and VDD = 1.8V, R1 and R2 value should be adjusted to set V1 at 1.2V in this example. The values below are for when both the single-ended swing and VDD are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance and the signal DC offset after AC coupling should be equal to V1, i.e. 1.2V in this example. For most Zo = 50Ω applications, R3 = 75Ω and R4 can be 130Ω . By keeping the same R3/R4 ratio, the values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the input can handle larger amplitude signaling, it is recommended that the amplitude be reduced. For single-ended applications, the swing can be larger. Make sure the single-ended logic high and logic low signal operates within specification limit. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

VDD

R0

R5

R1

1.5k

R1

1.5k

R1

1.5k

Receiver

V1

Receiver

Figure 3. Example Schematic for Wiring a Differential Input to Accept Single-ended Levels



1.8V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL and other differential signals. The differential input signal must meet both the V_{PP} and V_{CMR} input requirements. Figure 4 to Figure 6 show interface examples for the CLK /nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

Figure 4. Differential Input Driven by an LVDS Driver - DC Coupling




Figure 5. Differential Input Driven by an LVDS Driver - AC Coupling





Figure 6. Differential Input Driven by an LVPECL Driver - AC Coupling





LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. Renesas offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in Figure 7 can be used with either type of output structure. Figure 8, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact Renesas and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

Figure 7. Standard LVDS Termination




Figure 8. Optional LVDS Termination






VFQFPN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 9. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33 mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the application note on the *Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.*

Figure 9. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)



Case Temperature Considerations

This device supports applications in a natural convection environment which does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board thermal characterization parameter Ψ_{JB} (Psi-JB) to calculate the junction temperature (T_J) and ensure it does not exceed the maximum allowed junction temperature in the Absolute Maximum Rating table.

The junction-to-board thermal characterization parameter, Ψ_{JB} is calculated using the following equation:

$T_J = T_{CB} + \Psi_{JB} \times P_{D}$, where


 $T_{...}$ = Junction temperature at steady state condition in (°C).

 T_{CB} = Case temperature (Bottom) at steady state condition in (°C).

 Ψ_{JB} = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board.

 P_D = power dissipation (W) in desired operating configuration.





The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It's critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC case temperature (T_{CB}). A good connection ensures that temperature at the exposed pad (T_{CB}) and the board temperature (T_{CB}) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.

Example Calculation for Junction Temperature (T_J): T_J = T_{CB} + Ψ _{JB} x P_D

Package type	48 VFQFPN
Body size (mm)	7 x 7 x 0.8
ePad size (mm)	5.65 x 5.65
Thermal Via	5 x 5 Matrix
Ψ_{JB}	1.2°C/W
T _{CB}	105°C
P _D	0.9W

For the variables above, the junction temperature is equal to 106.1°C. Since this is below the maximum junction temperature of 125°C, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 122°C, this device can function without the degradation of the specified AC or DC parameters.

Fail-Safe Operation

All clock inputs support fail-safe operation. That is, when the device is powered down, the clock inputs can be held at a DC voltage of up to 4.6V without damaging the device or the input pins.

Power Considerations

This section provides information on power dissipation and junction temperature for the 8P34S2108. Equations and example calculations are also provided.

1. Power Dissipation

The following is the power dissipation for $V_{DD} = 2.7V$, which gives worst case results.

Maximum current at 85°C: V_{DD MAX} = 525mA.

Power_MAX = V_{DD MAX} * I_{DD MAX} = 2.7V * 525mA = 1417.5mW



2. Junction Temperature

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in Power Dissipation section above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 22.4°C/W per Table 12 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 1.4175W * 22.4°C/W = 116.8°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).


Table 12. Thermal Resistance θ_{JA} for 48-lead VFQFPN, Forced Convection

θ _{JA} (°C/W) vs. Air Flow (m/s)				
Meters per Second	0	1	2	
48-lead VFQFN Multi-Layer PCB, JEDEC Standard Test Boards	22.4	18.9	17.4	

Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.

Marking Diagram



- Line 1, line 2, and line 3 indicates the part number.
- Line 4:
 - "#" indicates stepping.
 - "YYWW" indicates the date code ("YY" are the last two digits of the year, and "WW" is a work week number that the part was assembled.
 - "\$" indicates the mark code.



Ordering Information

Table 13. Ordering Information

Part/Order Number	Marking	Package Shipping Packaging		Temperature
8P34S2108NLGI	IDT8P34S2108NLGI		Tray	
8P34S2108NLGI8	IDT8P34S2108NLGI	48-lead VFQFN, Lead-Free	Tape & Reel, Pin 1 Orientation: EIA-481-C	-40°C to +85°C
8P34S2108NLGI/W	IDT8P34S2108NLGI		Tape & Reel, Pin 1 Orientation: EIA-481-D/E	

Table 14. Pin 1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
8	Quadrant 1 (EIA-481-C)	Consect PIN 1 OFIENTATION CARRIER TAPE TOPSDE (Round Sprocket Holes) USER DIRECTION OF FEED
/W	Quadrant 2 (EIA-481-D/E)	Cornect PIN 1 OFIENTATION CARRIER TAPE TOPSIDE (Round Sprocket Holes) USER DIRECTION OF FEED




Revision History

Revision Date	Description of Change	
May 26, 2022	 Updated the Power Supply Current values in Table 6 and Table 7 Updated the maximum value for the Input Leakage Current in Table 8 and Table 9 Updated the test conditions for Differential Output Voltage and Offset Voltage in Table 10 Completed other minor changes 	
May 17, 2022	 Added device support for Fail-Safe Operation. Updated SELAA/SELAB pin function. Added leakage current spec in Table 8 and Table 9. 	
November 9, 2021	Updated Table 11.	
April 15, 2021	Updated Offset Voltage specifications in AC Electrical Characteristics table.	
April 13, 2021	 Added electrical tables for 2.5V support (added new table 6, updated tables 7–10). Updated Package Outline Drawings section; added package link in Ordering Information table. 	
September 8, 2020	 Updated the section Wiring the Differential Input to Accept Single-ended Levels. Updated Figures 3, 5 and 6. Reformatted document template. 	
October 20, 2016	 Page 1, Features, added Device current consumption. Page 9, added AC Electrical Characteristics section. Page 18, added Marking Diagram. Updated datasheet formatting. 	
July 28, 2016	Features Section - corrected phase jitter bullet spec from <50fs to 45fs.	
July 12, 2016	Initial release of the 8P34S2108 Datasheet.	



48-VFQFPN, Package Outline Drawing

7.0 x 7.0 x 0.85 mm Body, 0.5mm Pitch, Epad 5.65 x 5.65 mm NLG48P1, PSC-4203-01, Rev 02, Page 1




NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. -1994.
- 3. PIN 1 LOCATION IS IDENTIFIED BY EITHER CHAMFER OR NOTCH.



48-VFQFPN, Package Outline Drawing

7.0 x 7.0 x 0.85 mm Body, 0.5mm Pitch, Epad 5.65 x 5.65 mm NLG48P1, PSC-4203-01, Rev 02, Page 2



RECOMMENDED LAND PATTERN

NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History			
Date Created Rev No. Description			
May 29, 2018	Rev 02	Add Corner Lead Chamfer	
Mar 7, 2018	Rev 01	New Format, Change Pin1 Identifier, Change QFN to VFQFPN	
Nov 20, 2015	Rev 00	Initial Release	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/