



**Pin Description**

Pin	Name	I/O <sup>[1]</sup>	Type	Description
39	REF	I	LVTTTL/ LVCMOS	<b>Reference Clock Input.</b>
17	FB	I	LVTTTL	<b>Feedback Input.</b>
37	TEST	I	3-Level	<b>When MID or HIGH, disables PLL (except for conditions of note 3).</b> REF goes to all outputs. Set LOW for normal operation.
2	sOE#	I, PD	LVTTTL	<b>Synchronous Output Enable.</b> When HIGH, it stops clock outputs (except 2Q0 and 2Q1) in a LOW state (for PE = H or M) – 2Q0 and 2Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and sOE# is high, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set sOE# LOW for normal operation.
4	PE	I, PU	LVTTTL	<b>Selects Positive or Negative Edge Control and High or Low output drive strength.</b> When LOW / HIGH the outputs are synchronized with the negative/positive edge of the reference clock, respectively. Please see <i>Table 8</i> .
34, 33, 36, 35, 43, 42, 1, 44	nF[1:0]	I	3-Level	<b>Select frequency of the outputs.</b> Please see <i>Tables 3, 4, 5, and 7</i> .
41	FS	I	3-Level	<b>Selects VCO operating frequency range.</b> Please see <i>Table 6</i> .
26,27,20,21, 13,14,7,8	nQ[1:0]	O	LVTTTL	<b>Four banks of two outputs.</b> Please see <i>Table 5</i> for frequency settings.
32, 31	DS[1:0]	I	3-Level	<b>Select feedback divider.</b> Please see <i>Table 1</i> .
3	PD#	I, PU	LVTTTL	<b>Power-down and reference divider control.</b> When LOW, shuts off entire chip. Please see <i>Table 2</i> for settings.
30	LOCK	O	LVTTTL	<b>PLL lock indication signal.</b> HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the input.
5,6	V <sub>DD</sub> Q4 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 4 output buffers.</b> Please see <i>Table 8</i> for supply level constraints
15,16	V <sub>DD</sub> Q3 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 3 output buffers.</b> Please see <i>Table 8</i> for supply level constraints
19,28	V <sub>DD</sub> Q1 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 1 and Bank 2 output buffers.</b> Please see <i>Table 8</i> for supply level constraints
18,40	V <sub>DD</sub> <sup>[2]</sup>	PWR	Power	<b>Power supply for the internal circuitry.</b> Please see <i>Table 8</i> for supply level constraints
9-12, 22-25, 38	V <sub>SS</sub>	PWR	Power	Ground

**Device Configuration**

The outputs of the CY2V995 can be configured to run at frequencies ranging from 6 MHz to 200 MHz. The feedback input divider is controlled by the 3-level DS[0:1] pins as indicated in *Table 1*.

**Table 1. Feedback Divider Settings**

DS[1:0]	N-Feedback Input Divider	Permitted Output Divider Connected to FB <sup>[4]</sup>
LL	2	1 or 2
LM	3	1
LH	4	1,2 or 4
ML	5	1 or 2
MM	1	1,2 or 4
MH	6	1 or 2
HL	8	1 or 2
HM	10	1
HH	12	1

**Notes:**

- 'PD' indicates an internal pull-down and 'PU' indicates an internal pull-up.
- A bypass capacitor (0.1µF) should be placed as close as possible to each positive power pin (<0.2"). If these bypass capacitors are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductance of the traces.
- When TEST = MID and sOE# = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.
- Permissible output division ratios connected to FB. The frequency of the REF input will be  $F_{NOM}/N$  when the part is configured for frequency multiplication by using an undivided output for FB and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

**Table 2. Power-down Mode**

PD#	CY2V995
H	Enabled
L	Power Down

In addition to the feedback dividers, the CY2V995 includes output dividers on Bank3 and Bank4, which are controlled by 3F[1:0] and 4F[1:0] as indicated in *Table 3* and *4*, respectively.

**Table 3. Output Divider Settings – Bank 3**

3F[1:0]	K – Bank3 Output Divider
LL <sup>[5]</sup>	2
HH	4
Other	1

**Table 4. Output Divider Settings – Bank 4**

4F[1:0]	M – Bank4 Output Divider
LL <sup>[5]</sup>	2
HH	Inverted <sup>[6]</sup>
Other	1

The divider settings, output frequencies, and possible configurations of connecting FB to ANY output are summarized in *Table 5*.

**Table 5. Output Frequency Settings**

Configuration	Output Frequency		
	FB Input Connected to	1Q[0:1] and 2Q[0:1] <sup>[7]</sup>	3Q[0:1]
1Qn or 2Qn	N x F <sub>REF</sub>	N / x (1 / K) x F <sub>REF</sub>	N x (1 / M) x F <sub>REF</sub>
3Qn	N x K x F <sub>REF</sub>	N x F <sub>REF</sub>	N x (K / M) x F <sub>REF</sub>
4Qn	N x M x F <sub>REF</sub>	N x (M / K) x F <sub>REF</sub>	N x F <sub>REF</sub>

The 3-level FS control pin setting determines the nominal operating frequency range of the divide-by-one outputs of the device. The CY2V995 PLL operating frequency range that corresponds to each FS level is given in *Table 6*.

**Notes:**

- LL disables outputs if TEST = MID and sOE# = HIGH.
- When 4Q[0:1] are set to run inverted (HH mode), sOE# disables these outputs HIGH when PE = HIGH or MID, sOE# disables them LOW when PE = LOW.
- These outputs are undivided copies of the VCO clock. Therefore, the formulas in this column can be used to calculate the VCO operating frequency (F<sub>NOM</sub>) at a given reference frequency (F<sub>REF</sub>) and divider and feedback configuration. The user must select a configuration and a reference frequency that will generate a VCO frequency that is within the range specified by FS pin. Please see *Table 6*.
- V<sub>DD</sub>Q1/3/4 must not be set at a level higher than that of V<sub>DD</sub>. They can be set at different levels from each other, e.g. V<sub>DD</sub> = 3.3V, V<sub>DD</sub>Q1 = 3.3V, V<sub>DD</sub>Q3 = 2.5V and V<sub>DD</sub>Q4 = 2.5V.

**Table 6. Frequency Range Select**

FS	PLL Frequency Range
L	24 to 50 MHz
M	48 to 100 MHz
H	96 to 200 MHz

The PE pin determines Whether the outputs synchronize to the rising or the falling edge of the reference signal, as indicated in *Table 7*.

**Table 7. PE Settings**

PE	Synchronization
L	Negative
H	Positive

The CY2V995 features split power supply buses for Banks 1 and 2, Bank 3 and Bank 4, which enables the user to obtain both 3.3V and 2.5V output signals from one device. The core power supply (V<sub>DD</sub>) must be set a level which is equal or higher than that on any one of the output power supplies.

**Table 8. Power Supply Constraints**

V <sub>DD</sub>	V <sub>DD</sub> Q1 <sup>[8]</sup>	V <sub>DD</sub> Q3 <sup>[8]</sup>	V <sub>DD</sub> Q4 <sup>[8]</sup>
3.3V	3.3V or 2.5V	3.3V or 2.5V	3.3V or 2.5V
2.5V	2.5V	2.5V	2.5V

**Governing Agencies**

The following agencies provide specifications that apply to the CY2V995. The agency name and relevant specification is listed below.

Agency Name	Specification
JEDEC	JESD 51 (Theta JA)
	JESD 65 (Skew, Jitter)
IEEE	1596.3 (Jiter Specs)
UL-194_V0	94 (Moisture Grading)
MIL	883E Method 1012.1 (Therma Theta JC)

**Absolute Maximum Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	Functional @ 2.5V ± 5%	2.25	2.75	V
V <sub>DD</sub>	Operating Voltage	Functional @ 3.3V ± 10%	2.97	3.63	V
V <sub>IN(MIN)</sub>	Input Voltage	Relative to V <sub>SS</sub>	V <sub>SS</sub> - 0.3	-	V
V <sub>IN(MAX)</sub>	Input Voltage	Relative to V <sub>DD</sub>	-	V <sub>DD</sub> + 0.3	V
V <sub>REF(MAX)</sub>	Reference Input Voltage	V <sub>DD</sub> = 3.3V		5.5	V
V <sub>REF(MAX)</sub>	Reference Input Voltage	V <sub>DD</sub> = 2.5V		4.6	V
T <sub>S</sub>	Temperature, Storage	Non Functional	-65	+150	°C
T <sub>A</sub>	Temperature, Operating Ambient	Functional	-40	+85	°C
T <sub>J</sub>	Temperature, Junction	Functional	-	155	°C
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	-	V
∅ <sub>JC</sub>	Dissipation, Junction to Case	Mil-Spec 883E Method 1012.1	42		°C/W
∅ <sub>JA</sub>	Dissipation, Junction to Ambient	JEDEC (JESD 51)	74		°C/W
UL-94	Flammability Rating	@1/8 in.	V - 0		
MSL	Moisture Sensitivity Level		1		
F <sub>IT</sub>	Failure in Time	Manufacturing Testing	10		ppm

**DC Specifications @ 2.5V**

Parameter	Description	Conditions	Min.	Max.	Unit	
V <sub>DD</sub>	2.5 Operating Voltage	2.5V ± 5%	2.375	2.625	V	
V <sub>IL</sub>	Input LOW Voltage	REF, FB, PE, PD#, and sOE# Inputs	-	0.7	V	
V <sub>IH</sub>	Input HIGH Voltage		1.7	-	V	
V <sub>IHH</sub> <sup>[9]</sup>	Input HIGH Voltage	3-Level Inputs (TEST, FS, nF[1:0], DS[1:0]) (These pins are normally wired to VDD, GND or unconnected)	V <sub>DD</sub> - 0.4	-	V	
V <sub>IMM</sub> <sup>[9]</sup>	Input MID Voltage		V <sub>DD</sub> /2 - 0.2	V <sub>DD</sub> /2 + 0.2	V	
V <sub>ILL</sub> <sup>[9]</sup>	Input LOW Voltage		-	0.4	V	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> /G <sub>ND</sub> , V <sub>DD</sub> = Max (REF and FB inputs)	-5	5	μA	
I <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub>	3-Level Inputs (TEST, FS, nF[1:0], DS[1:0])	-	200	μA
		MID, V <sub>IN</sub> = V <sub>DD</sub> /2		-50	50	μA
		LOW, V <sub>IN</sub> = V <sub>SS</sub>		-200	-	μA
I <sub>PU</sub>	Input Pull-up Current	V <sub>IN</sub> = V <sub>SS</sub> , V <sub>DD</sub> = Max	-25	-	μA	
I <sub>PD</sub>	Input Pull-down Current	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>DD</sub> = Max, (sOE#)	-	100	μA	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12mA, (nQ[0:1])	-	0.4	V	
		I <sub>OL</sub> = 2mA (LOCK)		0.4		
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -12mA, (nQ[0:1])	2.0	-	V	
		I <sub>OH</sub> = -2mA (LOCK)	2.0		V	
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = Max, TEST = MID, REF = LOW, sOE# = LOW, Outputs not loaded	-	2	mA	
I <sub>DDPD</sub>	Power-down Current	PD#, sOE# = LOW Test, nF[1:0], DS[1:0] = HIGH V <sub>DD</sub> = Max	10(typ.)	25	μA	
I <sub>DD</sub>	Dynamic Supply Current	@100 MHz		150	mA	
C <sub>IN</sub>	Input Pin Capacitance			4	pF	

**Note:**

9. These Inputs are normally wired to VDD, GND or unconnected. Internal termination resistors bias unconnected inputs to VDD/2.

**DC Specifications @ 3.3V**

Parameter	Description	Condition	Min.	Max.	Unit
V <sub>DD</sub>	3.3 Operating Voltage	3.3V ± 10%	2.97	3.63	V
V <sub>IL</sub>	Input LOW Voltage	REF, PE, PD#, FB and sOE# Inputs	–	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	–	V
V <sub>IHH</sub> <sup>[9]</sup>	Input HIGH Voltage	3-Level Inputs (TEST, FS, nF[1:0], DS[1:0]) (These pins are normally wired to VDD,GND or unconnected)	V <sub>DD</sub> –0.6	–	V
V <sub>IMM</sub> <sup>[9]</sup>	Input MID Voltage		V <sub>DD</sub> /2–0.3	V <sub>DD</sub> /2+0.3	V
V <sub>ILL</sub> <sup>[9]</sup>	Input LOW Voltage		–	0.6	V
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> /G <sub>ND</sub> , V <sub>DD</sub> = Max (REF and FB inputs)	–5	5	μA
I <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub>	–	200	μA
		MID, V <sub>IN</sub> = V <sub>DD</sub> /2	–50	50	μA
		LOW, V <sub>IN</sub> = V <sub>SS</sub>	–200	–	μA
I <sub>PU</sub>	Input Pull-Up Current	V <sub>IN</sub> = V <sub>SS</sub> , V <sub>DD</sub> = Max	–25	–	μA
I <sub>PD</sub>	Input Pull-Down Current	V <sub>IN</sub> = V <sub>DD</sub> , V <sub>DD</sub> = Max, (sOE#)	–	100	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12mA, (nQ[0:1])	–	0.4	V
		I <sub>OL</sub> = 2mA (LOCK)		0.4	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = –12mA, (nQ[0:1])	2.4	–	V
		I <sub>OH</sub> = –2mA (LOCK)	2.4		
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = Max, TEST = MID, REF = LOW, sOE# = LOW, Outputs not loaded	–	2	mA
I <sub>DDPD</sub>	Power-down Current	PD#, sOE# = LOW Test,nF[1:0],DS[1:0] = HIGH V <sub>DD</sub> = Max	10(typ.)	25	μA
I <sub>DD</sub>	Dynamic Supply Current	@100 MHz	230		mA
C <sub>IN</sub>	Input Pin Capacitance		4		pF

**AC Input Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
T <sub>R</sub> , T <sub>F</sub>	Input Rise/Fall Time	0.8V – 2.0V	–	10	ns/V
T <sub>PWC</sub>	Input Clock Pulse	HIGH or LOW	2	–	ns
T <sub>DCIN</sub>	Input Duty Cycle		10	90	%
F <sub>REF</sub>	Reference Input Frequency	FS = LOW	2	50	MHz
		FS = MID	4	100	
		FS = HIGH	8	200	

**Switching Characteristics**

Parameter	Description	Condition	Min.	Max.	Unit
F <sub>OR</sub>	Output frequency range		6	200	MHz
VCO <sub>LR</sub>	VCO Lock Range		200	400	MHz
VCO <sub>LBW</sub>	VCO Loop Bandwidth		0.25	3.5	MHz
t <sub>SKEWPR</sub>	Matched-Pair Skew <sup>[10]</sup>	Skew between the earliest and the latest output transitions within the same bank.	–	150	ps

**Note:**


10. Test Load = 20 pF, terminated to VCC/2. All outputs are equally loaded.



**Switching Characteristics** (continued)

Parameter	Description	Condition	Min.	Max.	Unit
t <sub>SKEW0</sub>	Output-Output Skew <sup>[10]</sup>	Skew between the earliest and the latest output transitions among all outputs.	–	200	ps
t <sub>SKEW1</sub>		Skew between the earliest and the latest output transitions among all same class outputs.	–	200	ps
t <sub>SKEW2</sub>		Skew between the nominal output rising edge to the inverted output falling edge	–	500	ps
t <sub>SKEW3</sub>		Skew between non-inverted outputs running at different frequencies	–	500	ps
t <sub>SKEW4</sub>		Skew between nominal to inverted outputs running at different frequencies	–	500	ps
t <sub>SKEW5</sub>		Skew between nominal outputs at different power supply levels	–	650	ps
t <sub>PART</sub>	Part-Part Skew	Skew between the outputs of any two devices under identical settings and conditions (VDDQ, VDD, temp, air flow, frequency, etc)	–	750	ps
t <sub>PD0</sub>	Ref to FB Propagation Delay <sup>[11]</sup>		–250	+250	ps
t <sub>ODCV</sub>	Output Duty Cycle	Measured at VDD/2	45	55	%
t <sub>PWH</sub>	Output High Time Deviation from 50%	Measured at 2.0V for VDD = 3.3V and at 1.7V for VDD = 2.5V.	–	1.5	ns
t <sub>PWL</sub>	Output Low Time Deviation from 50%	Measured at 0.8V for VDD = 3.3V and at 0.7V for VDD = 2.5V.	–	2.0	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	Measured at 0.8V-2.0V for VDD = 3.3V and 0.7V–1.7V for VDD = 2.5V	0.15	1.5	ns
t <sub>LOCK</sub>	PLL lock time <sup>[12, 13]</sup>		–	0.5	ms
t <sub>CCJ</sub>	Cycle-Cycle Jitter	Divide by 1 output frequency, FS = L, FB = divide by any	–	100	ps
		Divide by 1 output frequency, FS = M/H, FB = divide by any	–	150	ps

**Notes:**

11. t<sub>PD</sub> is measured at 1.5V for VDD = 3.3V and at 1.25V for VDD = 2.5V with REF rise/fall times of 0.5 ns between 0.8V–2.0V.
12. t<sub>LOCK</sub> is the time that is required before outputs synchronize to REF. This specification is valid with stable power supplies which are within normal operating limits.
13. Lock detector circuit may be unreliable for input frequencies lower than 4MHz, or for input signals which contain significant jitter.

**AC Timing Definitions**


**AC Test Loads and Waveforms**

**Figure 1.**

**Figure 2.**


**Figure 3.**
**Ordering Information**

Part Number	Package Type	Product Flow
CY2V995AC	44 TQFP	Commercial, 0° to 70°C
CY2V995ACT	44 TQFP – Tape and Reel	Commercial, 0° to 70°C
CY2V995AI	44 TQFP	Industrial, -40° to 85°C
CY2V995AIT	44 TQFP – Tape and Reel	Industrial, -40° to 85°C




Package Drawing and Dimensions

44-lead Thin Plastic Quad Flat Pack (10 x 10 x 1.0 mm) A44SB




DIMENSIONS ARE IN MILLIMETERS



DETAIL A

51-85155-\*A



All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

Document Title: CY2V995 2.5/3.3V 200-MHz Multi-output Zero Delay Buffer				
Document Number: 38-07435				
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	122627	01/13/03	RGL	New Data Sheet
*A	200501	See ECN	RGL	Changed Pin 5 from VDD to VDDQ4, Pin 16 from VDD to VDDQ3 and Pin 29 from VDD to VDDQ1