DATASHEET

Description

The 9DBU0841 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated output terminations providing Zo=100 Ω for direct connection to 100 Ω transmission lines. The device has 8 output enables for clock management and 3 selectable SMBus addresses.

Recommended Application

1.5V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

Output Features

• 8 - 1-167MHz Low-Power (LP) HCSL DIF pairs $w/ZO=100\Omega$


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew < 80ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- · Very low additive phase jitter in bypass mode


Features/Benefits

- Direct connection to 100Ω transmission lines; saves 32 resistors compared to standard HCSL outputs
- 53mW typical power consumption in PLL mode; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- SMBus-selectable features; optimize signal integrity to application
 - · slew rate for each output
 - · differential output amplitude
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; optimize PLL to application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 48-pin 6x6mm VFQFPN; minimal board space

Block Diagram



Pin Configuration



48-pin VFQFPN, 6x6 mm, 0.4mm pitch

- ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)
- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	x
CKPWRGD_PD#	M	1101100	Х
	1	1101101	х

Power Management Table

CKPWRGD_PD#	CLK IN	SMBus	OEx# Pin	DIF	PLL	
	OLK_IN	OEx bit	OLX# FIII	True O/P	Comp. O/P	FLL
0	X	X	X	Low	Low	Off
1	Running	0	Х	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		8	receiver
			analog
12		9	Digital Power
20, 31, 38	13, 21, 31, 39, 47	22, 29, 40	DIF outputs
30		29	PLL Analog

Note: epad on this device is not electrically connected to the die. It should be connected to ground for best thermal performance.

PLL Operating Mode

HiBW_BypM_LoBW#	MODE	Byte1 [7:6] Readback	Byte1 [4:3] Control
0	PLL Lo BW	00	00
M	Bypass	01	01
1	PLL Hi RW	11	11


Pin Descriptions

VSADR_tin	PIN#	PIN NAME	TYPE	DESCRIPTION					
2 "VHIBW_BYPM_LOBW# IN Note									
FB_DNC	1	vsadr_tri	IN						
IN See PLL Operating Mode 1able to Details.	2	^vHIBW BYPM LOBW#		, , , , , , , , , , , , , , , , , , , ,					
Section Sec			IN						
connected internally on this pin. Do not connect anything to this pin. FB_DNC#	3	FB DNC	DNC	·					
Fig. DNC# DNC Input are connected internally on this pin. Do not connect anything to this pin.		_							
S VDDR1.5	4	FB_DNC#	DNC	•					
S VODR1.S PWR an Analog power rail and filtered appropriately. G CLK_INW IN Complementary Input for differential reference clock. 8 GNDR GND GND Analog Ground pin for the differential input (receiver) 9 GNDDIG GND Ground pin for digital circuitry 10 SCLK_3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA_3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDIG1.5 PWR 1.5V digital power (diffy power) 13 VDDIO PWR Power supply for differential outputs 14 vOE0# IN 1-disable outputs, 0 = enable outputs 15 DIFO OUT Differential complementary clock output 16 DIFO# OUT Differential ruse clock output 17 vOE1# N Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 19 DIF1# OUT Differential ruse clock output 19 DIF1# OUT Differential ruse clock output 19 DIF1# OUT Differential ruse clock output 20 VDD1.5 PWR Power supply for differential outputs 21 VDDIO PWR Power supply for differential outputs 22 GND				· · · · · · · · · · · · · · · · · · ·					
6 CLK IN IN True Input for differential reference clock. 7 CLK IN# IN Complementary Input for differential reference clock. 8 GNDR GNDR GND Analog Ground pin for the differential input (receiver) 9 GNDDIG GND Ground pin for digital circuitry 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA, 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDIG1.5 PWR 1.5V digital power (dirfy power) 13 VDDIO PWR Power supply for differential outputs 14 VDEO# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 15 DIF0 OUT Differential true clock output 16 DIF0# OUT Differential true clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 18 DIF1 OUT Differential Complementary clock output 19 DIF1# OUT Differential Complementary clock output 19 DIF1# OUT Differential true clock output 20 VDD1.5 PWR Power supply, nominally 1.5V 21 VDDIO PWR Power supply for differential outputs 22 GND	5	VDDR1.5	PWR	· · · · · · · · · · · · · · · · · · ·					
The complementary input for differential reference clock,	6	CI K IN	INI						
8 GNDR GNDD GNDD GROUND FOR GROUND GROUND FOR SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant. 11 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant. 12 VDDDIG.5 PWR 1.5V digital power (dirty power) 13 VDDIO PWR Power supply for differential outputs 14 VOEO# IN Active low input for enabling DIF pair 0. This pin has an internal pull-down. 15 DIFO OUT Differential true clock output 16 DIFO# OUT Differential true clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.5 PWR Power supply, nominally 1.5V 21 VDDIO PWR Power supply, nominally 1.5V 22 GND GROUND G				·					
GNDDIG GND Ground pin for digital circuitry									
10 SCLK 3.3 IN Clock pin of SMBus circuitry, 3.3V tolerant.									
11 SDATA 3.3 I/O Data pin for SMBus circuitry, 3.3V tolerant.	-								
12									
13 VDDIO									
Active low input for enabling DIF pair 0. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs IN									
15 DIFO OUT Differential true clock output 16 DIFO# OUT Differential complementary clock output 17 VOE1# IN Active low input for enabling DIF pair 1. This pin has an internal pull-down. 18 DIF1 OUT Differential complementary clock output 19 DIF1# OUT Differential complementary clock output 20 VDD1.5 PWR Power supply, nominally 1.5V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential Complementary clock output 24 DIF2# OUT Differential Complementary clock output 25 VOE2# IN 1 edisable outputs, 0 = enable outputs 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential true clock output 28 VOE3# IN 1 edisable outputs, 0 = enable outputs 29 GNDA GND Ground pin for renabling DIF pair 2. This pin has an internal pull-down. 29 GNDA GND Ground pin for renabling DIF pair 3. This pin has an internal pull-down. 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR Power supply for differential outputs 31 DIF4# OUT Differential true clock output 32 DIF4# OUT Differential complementary clock output 33 DIF4# OUT Differential complementary clock output 34 VOE4# IN 1 edisable outputs, 0 = enable outputs 35 DIF5# OUT Differential true clock output 36 DIF5# OUT Differential complementary clock output 37 VOE5# IN 1 edisable outputs, 0 = enable outputs 38 DIF5# OUT Differential Complementary clock output 39 DIF5# OUT Differential Complementary clock output 30 DIF5# OUT Differential Complementary clock output 30 DIF5# OUT Differential Complementary clock output 31 DIF5# OUT Differential Complementary clock output 32 DIF5# OUT Differential Complementary clock output 33 DIF5# OUT Differential Complementary clock output 34 VOE5# IN 1 edisable outputs, 0 = enable outputs 35 DIF5# OUT Differential Complementary clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN 1 edisable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V	13	VDDIO	PWR						
1 = disable outputs, 0 = enable outputs	14	vOF0#	INI						
16 DIFO#	'-	VOLO#	1114	1 =disable outputs, 0 = enable outputs					
IN	15	DIF0	OUT	Differential true clock output					
18 DIF1 OUT Differential true clock output 20 VDD1.5 PWR Power supply, nominally 1.5V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential Complementary clock output 25 VOE2# IN 1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 VOE3# IN 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin. 20 DIF3 OUT Differential Complementary clock output 29 DIF3# OUT Differential Complementary clock output 29 DIF3# OUT Differential Complementary clock output 29 GNDA GND Ground pin for renabling DIF pair 3. This pin has an internal pull-down. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 35 DIF5 OUT Differential Complementary clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs 39 VDD1.5 PWR Power supply, nominally 1.5V	16	DIF0#	OUT	Differential Complementary clock output					
1 =disable outputs 18 DIF1 OUT Differential true clock output 19 DIF1# OUT Differential Complementary clock output 20 VDD1.5 PWR Power supply, nominally 1.5V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential Complementary clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 4 Active low input for enabling DIF pair 4. This pin has an internal pull-down. 34 VOE4# IN 1-disable outputs, 0 = enable outputs 35 DIF5 OUT Differential Complementary clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V POWER Power supply for differential outputs 39 VDDIO PWR Power supply for differential outputs	17	OE1#	INI	Active low input for enabling DIF pair 1. This pin has an internal pull-down.					
DIF1	17	VOE I#	IIN						
19 DIF1# OUT Differential Complementary clock output 20 VDD1.5 PWR Power supply, nominally 1.5V 21 VDDIO PWR Power supply for differential outputs 22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 vOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 vOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential Complementary clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	18	DIF1	OUT						
VDDI-5	-		OUT	·					
21 VDDIO PWR Power supply for differential outputs 22 GND GND GND Ground pin. 23 DIF2 OUT Differential True clock output 24 DIF2# OUT Differential Complementary clock output 25 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential Complementary clock output 36 DIF5# OUT Differential True clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	-								
22 GND GND Ground pin. 23 DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 26 DIF3 OUT Differential Complementary clock output 27 DIF3# OUT Differential Complementary clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential Complementary clock output 36 DIF5# OUT Differential True clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	-								
DIF2 OUT Differential true clock output 24 DIF2# OUT Differential Complementary clock output 25 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential Complementary clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	-								
24 DIF2# OUT Differential Complementary clock output 25 VOE2# IN Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 4 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	-			·					
IN				·					
1 = disable outputs, 0 = enable outputs 26 DIF3 OUT Differential true clock output 27 DIF3# OUT Differential Complementary clock output 28 VOE3# IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 4 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs									
DIF3 OUT Differential true clock output DIF3# OUT Differential Complementary clock output DIF3# OUT Differential Complementary clock output DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs DIF pull power for the PLL core. DIF power supply for differential outputs DIF power supply for differential outputs DIF power supply for differential complementary clock output DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs NOE5# DIF power supply, nominally 1.5V PWR Power supply, nominally 1.5V PWR Power supply for differential outputs	25	vOE2#	IN						
DIF3# OUT Differential Complementary clock output N	26	DIE3	OUT						
IN Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 4 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	-								
1 = disable outputs, 0 = enable outputs 29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 4 VOE4# 35 DIF5 OUT Differential true clock outputs 36 DIF5# OUT Differential true clock output 37 VOE5# 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs		DII 3π	001						
29 GNDA GND Ground pin for the PLL core. 30 VDDA1.5 PWR 1.5V power for the PLL core. 31 VDDIO PWR Power supply for differential outputs 32 DIF4 OUT Differential true clock output 33 DIF4# OUT Differential Complementary clock output 4 Active low input for enabling DIF pair 4. This pin has an internal pull-down. 50 DIF5 OUT Differential true clock output 6 DIF5# OUT Differential true clock output 7 OVE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 8 Active low input for enabling DIF pair 5. This pin has an internal pull-down. 9 Active low input for enable outputs 1 Active low input for enable outputs 1 Active low input for enable outputs 1 Active low input for enable outputs 2 PWR Power supply, nominally 1.5V 3 VDDIO PWR Power supply for differential outputs	28	vOE3#	IN						
30VDDA1.5PWR1.5V power for the PLL core.31VDDIOPWRPower supply for differential outputs32DIF4OUTDifferential true clock output33DIF4#OUTDifferential Complementary clock output34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	20	CNIDA	CND						
31 VDDIO									
32 DIF4 33 DIF4# OUT Differential true clock output 34 VOE4# 35 DIF5 36 DIF5# OUT Differential true clock output, 0 = enable outputs 37 VOE5# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs OUT Differential true clock output OUT Differential Complementary clock output Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs PWR Power supply, nominally 1.5V PWR Power supply for differential outputs									
33 DIF4# OUT Differential Complementary clock output 34 VOE4# IN Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output OUT Differential Complementary clock output IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs PWR Power supply, nominally 1.5V PWR Power supply for differential outputs	$\overline{}$								
34vOE4#INActive low input for enabling DIF pair 4. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs35DIF5OUTDifferential true clock output36DIF5#OUTDifferential Complementary clock output37vOE5#INActive low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs									
1 = disable outputs, 0 = enable outputs 35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	33	DIF4#	001						
35 DIF5 OUT Differential true clock output 36 DIF5# OUT Differential Complementary clock output 37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	34	vOE4#	IN						
36 DIF5# OUT Differential Complementary clock output 37 vOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs PWR Power supply, nominally 1.5V PWR Power supply for differential outputs	25	DIEE	OUT						
37 VOE5# IN Active low input for enabling DIF pair 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs PWR Power supply, nominally 1.5V VDDIO PWR Power supply for differential outputs									
1 = disable outputs, 0 = enable outputs 38 VDD1.5 PWR Power supply, nominally 1.5V 39 VDDIO PWR Power supply for differential outputs	30	#כרוע	001						
38VDD1.5PWRPower supply, nominally 1.5V39VDDIOPWRPower supply for differential outputs	37	vOE5#	IN						
39 VDDIO PWR Power supply for differential outputs	38	VDD1.5	PWR						
	40	GND	GND	Ground pin.					


Pin Descriptions (cont.)

PIN#	PIN NAME	TYPE	DESCRIPTION		
41	DIF6	OUT	Differential true clock output		
42	DIF6#	OUT	Differential Complementary clock output		
43	vOE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-down.		
70	VOL0#	1114	1 =disable outputs, 0 = enable outputs		
44	DIF7	OUT	Differential true clock output		
45	DIF7# OUT Differential Complementary clock output				
46	vOE7#	IN	Active low input for enabling DIF pair 7. This pin has an internal pull-down.		
40	VOL7#	IIN	1 =disable outputs, 0 = enable outputs		
47	VDDIO	PWR	Power supply for differential outputs		
			Input notifies device to sample latched inputs and start up on first high		
48	^CKPWRGD_PD#	IN	assertion. Low enters Power Down Mode, subsequent high assertions exit		
			Power Down Mode. This pin has internal pull-up resistor.		
49	EPAD	GND	Connect ePAD to ground.		

Test Loads



Driving LVDS



Driving LVDS inputs

Bitting EVBC inputs								
	`	√alue						
	Receiver has Receiver does not							
Component	termination	have termination	Note					
R7a, R7b	10K ohm	140 ohm						
R8a, R8b	5.6K ohm	75 ohm						
Cc	0.1 uF	0.1 uF						
Vcm	1.2 volts	1.2 volts						

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBU0841. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx		-0.5		2	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,3
Input High Voltage, SMBus	V_{IHSMB}	SMBus clock and data pins			3.3	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

· · · · · · · · · · · · · · · · · · ·		poranier containione, coe rock Leader for Leadering con					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	200		725	mV	1
Input Swing - DIF_IN	V_{SWING}	Differential value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45	50	55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		150	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.0V.

² Slew rate measured through +/-75mV window centered around differential zero

Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

TAINID, Calppin Tailages	9 01 1101111011 0	poration conditions, coo root Loads for Loading Con	5.11.51.15				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	1.425	1.5	1.575	V	
Output Supply Voltage	VDDIO	Supply voltage for Low Power HCSL Outputs	0.95	1.05-1.5	1.575	V	
Ambient Operating	т	Commmercial range	0	25	70	°C	1
Temperature	T_{AMB}	Industrial range	-40	25	85	°C	1
Input High Voltage	V_{IH}	Single-ended inputs, except SMBus	0.75 V _{DD}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IM}	Single-ended tri-level inputs ('_tri' suffix)	0.4 V _{DD}		0.6 V _{DD}	V	
Input Low Voltage	V_{IL}	Single-ended inputs, except SMBus	-0.3		0.25 V _{DD}	V	
-	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	
110		Single-ended inputs					
Input Current	I _{INP}	$V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors	-200		200	uA	
		$V_{IN} = VDD$; Inputs with internal pull-down resistors					
Land English	F _{ibyp}	Bypass mode	1		167	MHz	2
Input Frequency	F _{ipll}	100MHz PLL mode	20	100.00	110	MHz	2
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF IN differential clock inputs	1.5			-	1,5
·	C _{OUT}	Output pin capacitance			6		1
011 01 1 111 11		From V _{DD} Power-Up and after input clock					
Clk Stabilization	T _{STAB}	stabilization or de-assertion of PD# to 1st clock			1	pF pF pF ms kHz	1,2
Input SS Modulation		Allowable Frequency for PCIe Applications	20		00	Izl I=	
Frequency PCIe	f _{MODINPCIe}	(Triangular Modulation)	30		33	KHZ	
Input SS Modulation	f _{MODIN}	Allowable Frequency for non-PCIe Applications	0		66	kHz	
Frequency non-PCIe	MODIN	(Triangular Modulation)			00	KIIZ	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion	1		167 MHz 110 MHz 7 nH 5 pF 2.7 pF 6 pF 1 ms 33 kHz	1,3	
	LATOL#	DIF stop after OE# deassertion					
Tdrive_PD#	t _{DRVPD}	DIF output enable after			300	us	1,3
Tfall	+	PD# de-assertion Fall time of single-ended control inputs			5	no	2
Trise	t _F						2
SMBus Input Low Voltage	t _R	Rise time of single-ended control inputs					
	V _{ILSMB}	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0.1				4
SMBus Input High Voltage	V _{IHSMB}	$V_{DDSMB} = 3.3V$, see note 4 for $V_{DDSMB} < 3.3V$	2.1				4
SMBus Output Low Voltage	V _{OLSMB}	@ I _{PULLUP}	4		0.4		
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4 405		0.0	mA	
Nominal Bus Voltage	V _{DDSMB}	Bus Voltage	1.425		3.3	V	
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	6
. requericy							

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

 $^{^3}$ Time from deassertion until outputs are >200 mV

 $^{^4}$ For $V_{\text{DDSMB}} < 3.3 V, \ V_{\text{IHSMB}} >= 0.8 x V_{\text{DDSMB}}$

⁵DIF_IN input

⁶The differential input clock must be running for the SMBus to be active

Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7,10,11,3							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1	2.4	3.5	V/ns	1,2,3
Siew rate	dV/dt	Scope averaging on, slow setting	0.7	1.7	2.5	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		9	20	%	1,2,4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	630	750	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	26	150	1117	7
Max Voltage	Vmax	Measurement on single ended signal using		763	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	22] ''''	7
Vswing	Vswing	Scope averaging off	300	1448		mV	1,2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	390	550	mV	1,5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		11	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DDA}	VDDA+VDDR, PLL Mode, @100MHz		11	15	mA	
	I _{DD}	VDD, All outputs active @100MHz		6	9	mA	
	I _{DDIO}	VDDIO, All outputs active @100MHz		28	35	mA	
Operating Supply Current Powerdown Current	I _{DDAPD}	VDDA+VDDR, CKPWRGD_PD#=0		0.5	1	mA	2
	I _{DDPD}	VDDx, CKPWRGD_PD#=0		0.6	1	mA	2
	I _{DDIOPD}	VDDIO, CKPWRGD_PD#=0		0.003	0.01	mA	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.

Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T_{AMB} Supply Voltages per normal operation conditions. See Test Loads for Loading Conditions

THE PAINTS, CAIPPING TELLAGET	p = 1.101111aii	poration conditions; God root Loads for Loading t	00110110110				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	D/W	-3dB point in High BW Mode (100MHz)	2.3	3.6	4.7	MHz	1,5
PLL Balldwidtii	DVV	-3dB point in Low BW Mode (100MHz)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1,5			
PLL Jitter Peaking	t_{JPEAK}	Peak Pass band Gain (100MHz)		1.3	2.5	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode	-1	-0.6	0	%	1,3
Skew, Input to Output	t _{pdBYP}	Bypass Mode, $V_T = 50\%$	3400	4301	5200	ps	1
Skew, input to Output	t _{pdPLL}	PLL Mode $V_T = 50\%$	0	50	150	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		37	75	ps	1,4
Jitter, Cycle to cycle	+	PLL mode		24	50	ps	1,2
Jitter, Cycle to Cycle	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Additive Jitter in Bypass Mode		0.1	10	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t _{jphPCleG1}	PCIe Gen 1		30	58	86	ps (p-p)	1,2,3,5
PARAMETER Phase Jitter, PLL Mode Additive Phase Jitter, Bypass Mode		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.4	3	ps (rms)	1,2,3,5
Phase litter PLL Mode	^l jphPCleG2	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.1	2.6	3.1	ps (rms)	1,2,3,5
Trides sitter, i EE wede	t _{jphPCleG3}	PCle Gen 1 30 58 86 ps (p-p) 1,2,3,5 PCle Gen 2 Lo Band 10kHz < f < 1.5MHz PCle Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) PCle Gen 3 Common Clock Architecture (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz) PCle Gen 3 Separate Reference No Spread (SRnS) (PLL BW of 2-4 or 2-5MHz, CDR = 10MHz) PCle Gen 1 0.1 5						
	t _{jphPCleG3SRn} S	, , , , , ,		0.5	0.6	0.7		1,2,3,5
	t _{jphPCleG1}	PCle Gen 1		0.1	5	N/A	ps (p-p)	1,2,3,5
				0.1	0.5	N/A	' '	1,2,3,4, 5
	ljphPCleG2	ŭ		0.1	0.7	N/A		1,2,3,4
	t _{jphPCleG3}			0.2	0.3	N/A		1,2,3,4
Буразз імоче	t _{jph125M0}	· · · · · · · · · · · · · · · · · · ·		200	250	N/A		1,6
	t _{jph125M1}	, , , , , , , , , , , , , , , , , , ,		313	350	N/A		1,6

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

² See http://www.pcisig.com for complete specs


³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁵ Driven by 9FGU0831 or equivalent

⁶ Rohde&Schartz SMA100

Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	Beginning Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	ig Byte N		
			ACK
0		\times	
0		X Byte	0
0		jö	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- · Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation				
Cor	ntroller (Host)		IDT (Slave/Receiver)		
Т	starT bit				
SI	ave Address				
WR	WRite				
			ACK		
Begi	nning Byte = N				
			ACK		
RT	Repeat starT				
SI	ave Address				
RD	ReaD				
			ACK		
			Data Byte Count=X		
	ACK				
			Beginning Byte N		
	ACK				
		e.	0		
	0	X Byte	0		
	0	×	0		
	0				
			Byte N + X - 1		
N	Not acknowledge				
Р	stoP bit				

SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function	Type	0	1	Default
Bit 7	DIF OE7	Output Enable	RW	Low/Low	Enabled	1
Bit 6	DIF OE6	Output Enable	RW	Low/Low	Enabled	1
Bit 5	DIF OE5	Output Enable	RW	Low/Low	Enabled	1
Bit 4	DIF OE4	Output Enable	RW	Low/Low	Enabled	1
Bit 3	DIF OE3	Output Enable	RW	Low/Low	Enabled	1
Bit 2	DIF OE2	Output Enable	RW	Low/Low	Enabled	1
Bit 1	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Type	0 1		Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operating Mode Table		Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	Oce i LL Opera	Latch	
Rit 5	Bit 5 PLLMODE SWCNTRL Enable SW control of PLL Mode		RW	Values in B1[7:6]	Values in B1[4:3]	0
DIC 3		Enable 6 W control of 1 EE Wode	1 (0 0	set PLL Mode	set PLL Mode	Ů
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operating Mode Table		0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Opera	ing wode rable	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.55V	01= 0.65V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.7V	11 = 0.8V	0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Type	0	1	Default
Bit 7	SLEWRATESEL DIF7	Adjust Slew Rate of DIF7	RW	Slow Setting	Fast Setting	1
Bit 6	SLEWRATESEL DIF6	Adjust Slew Rate of DIF6	RW	Slow Setting	Fast Setting	1
Bit 5	SLEWRATESEL DIF5	Adjust Slew Rate of DIF5	RW	Slow Setting	Fast Setting	1
Bit 4	SLEWRATESEL DIF4	Adjust Slew Rate of DIF4	RW	Slow Setting	Fast Setting	1
Bit 3	SLEWRATESEL DIF3	Adjust Slew Rate of DIF3	RW	Slow Setting	Fast Setting	1
Bit 2	SLEWRATESEL DIF2	Adjust Slew Rate of DIF2	RW	Slow Setting	Fast Setting	1
Bit 1	SLEWRATESEL DIF1	Adjust Slew Rate of DIF1	RW	Slow Setting	Fast Setting	1
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate of DIF0	RW	Slow Setting	Fast Setting	1

Note: See "Low-Power HCSL Outputs" table for slew rates.

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7		Reserved				1
Bit 6		Reserved				
Bit 5		Reserved				0
Bit 4		Reserved				0
Bit 3		Reserved				0
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	Slow Setting	Fast Setting	1

Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev =	0	
Bit 5	RID1	IZENIZIOH ID	R	7 16V -	0	
Bit 4	RID0		R		0	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	– IDT	0
Bit 1	VID1	VENDOR ID	R	0001 = IDT		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R 00 = FGx, 01 = DBx ZDB/FC		DBx ZDB/FOB,	0
Bit 6	Device Type0	Device Type	R	10 = DMx, 1	1	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	001000 binary or 09 box		1
Bit 2	Device ID2	Device iD	R	00 1000 billa	001000 binary or 08 hex	
Bit 1	Device ID1		R			0
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved					
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

Marking Diagrams





Notes:


- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

Thermal Characteristics


PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case		33	°C/W	1
	θ_{Jb}	Junction to Base		2.1	°C/W	1
Thermal Resistance	$\theta_{JA0\theta}$	Junction to Air, still air	-		°C/W	1
Theimal nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow			°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow			°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		26	°C/W	1

¹ePad soldered to board

Package Outline and Package Dimensions (NDG48) - use EPAD Option 1



Package Outline and Package Dimensions (NDG48) - use EPAD 4.2 mm SQ



Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature
9DBU0841AKLF	Trays	48-pin VFQFPN	0 to +70° C
9DBU0841AKLFT	Tape and Reel	48-pin VFQFPN	0 to +70° C
9DBU0841AKILF	Trays	48-pin VFQFPN	-40 to +85° C
9DBU0841AKILFT	Tape and Reel	48-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

Rev.	Initiator	Issue Date	Description	Page #
А	RDW	7/16/2014	 Updated electrical tables with char data. Added an additive phase jitter plot. Added 12kHz to 20MHz additive phase jitter spec. Updated Amplitude control bit descriptions in Byte 1. 	Various
В	RDW	9/19/2014	Updated SMBus Input High/Low parameters conditions, MAX values, and footnotes.	6
С	RDW	4/17/2015	Updated pin out and pin descriptions to show ePad on package connected to ground. Minor updates to front page text for family consistency. Updated Clock Input Parameters table to be consistent with PCIe Vswing parameter.	1-6

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/