

Laser Printer System Frequency Synthesizer

Features


- Employs Cypress's proprietary Spread Spectrum technology for EMI suppression
- Reduces measured EMI by as much as 10 dB
- · Four skew-controlled copies of CPU output
- Twelve skew-controlled copies of SDRAM output
- One copy of 14.31818-MHz Reference output
- Separate SS enable pins for Ethernet output and CPU/SDRAM outputs
- Selectable SSFTG modulation width
- Available in 48-pin SSOP

Key Specifications

Supply Voltage:	$V_{DD} = 3.3V \pm 10\%$
CPU Clock Cycle to Cycle Jitter:	250 ps
CPU0:3, SDRAM0:11 Clock Skew:	250 ps
CPU, SDRAM Output on Resistance:	15Ω
Logic inputs have 250 k Ω pull-up resistor	S

Table 1. Pin-selectable Frequency

FS1	FS0	CPU(0:3), SDRAM(0:11)	ECLK
0	0	reserved	reserved
0	1	100 MHz	50 MHz
1	0	66.6 MHz	50 MHz
1	1	50 MHz	50 MHz



SS%1	SS%0	ESSON#	CSSON#	CPU(0:3), SDRAM(0:11)	ECLK
0	0	0	0	-0.5%	-0.5%
0	0	0	1	0 (off)	-0.5%
0	0	1	0	-0.5%	0 (off)
0	0	1	1	0 (off)	0 (off)
0	1	0	0	-1.0%	-1.0%
0	1	0	1	0 (off)	-1.0%
0	1	1	0	-1.0%	0 (off)
0	1	1	1	0 (off)	0 (off)
1	0	0	0	-2.5%	-2.5%
1	0	0	1	0 (off)	-2.5%
1	0	1	0	-2.5%	0 (off)
1	0	1	1	0 (off)	0 (off)
1	1	0	0	-3.75%	-3.75%
1	1	0	1	0 (off)	-3.75%
1	1	1	0	-3.75%	0 (off)
1	1	1	1	0 (off)	0 (off)

Table 2. Spread Characteristics

Pin Configuration	
GND 1 VDD 2 VDD 3 REF 4 GND 5 X1 6 GND 5 X2 7 GND 8 SDRAM1 9 SDRAM1 9 SDRAM9 12 SDRAM8 13 GND 14 SDRAM7 15 SDRAM6 16 VDD 17 SDRAM6 18 SDRAM4 19 GND 20 VDD 21 SDRAM5 18 SDRAM4 19 GND 20 VDD 21 SDRAM5 22 SDREN 23 SS%0 24	48 = ESSON# 47 = GND 46 = ECLK 45 = VDD 44 = VDD 43 = GND 42 = GND 41 = CPU0 40 = CPU1 39 = VDD 38 = CPU2 37 = CPU3 36 = GND 35 = SDRAM0 34 = SDRAM1 33 = VDD 32 = SDRAM2 31 = SDRAM3 30 = GND 22 = SS%1 27 = CSSON# 26 = FS1 25 = FS0

Cypress Semiconductor Corporation Document #: 38-07314 Rev. ** 3901 North First Street
San Jose
CA 95134
408-943-2600
Revised April 2, 2002



Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description		
CPU0:3	41, 40, 38, 37	0	CPU Clock Outputs: These four outputs run at a frequency set by FS0:1. The width of the Spread Spectrum Modulation is enabled by pin CSSON#, and selected by pins SS%0:1.		
SDRAM0:11	35, 34, 32, 31, 19, 18, 16, 15, 13, 12, 10, 9	0	SDRAM Outputs: These twelve SDRAM clock outputs run synchronously to the CPU clock. Modulation and frequency follow the CPU outputs.		
FS0:1	25, 26	I	Frequency Selection Inputs: Selects CPU clock frequency as shown in Table 1.		
SS%0:1	24, 28	Ι	<i>Modulation Width Selection Inputs:</i> These inputs select the width of the Spread Spectrum feature when it is enabled by either CSSON# or ESSON#. See <i>Table 2</i> .		
ECLK	46	0	<i>Ethernet Output:</i> Timing signal running at 50 MHz when a 14.318-MHz frequency is provided as the reference. The width of the Spread Spectrum Modulation is enabled by pin ESSON# and selected by pins SS%0:1		
CSSON#	27	Ι	CPU Spread Spectrum Enable Input: When this pin is pulled LOW, outputs CPU0:3 and SDRAM0:11 will have the Spread Spectrum Feature enabled.		
ESSON#	48	Ι	<i>Ethernet Spread Spectrum Enable Input:</i> When this pin is pulled LOW, output ECLK will have the Spread Spectrum Feature enabled.		
REF	4	0	<i>Reference Output:</i> This output will be equal in frequency to the reference signal provided at X1/X2.		
SD4EN	22	Ι	SDRAM Bank Disable Input: When this pin is pulled LOW, outputs SDRAM4:7 will be disabled to a low state.		
SD8EN	23	Ι	SDRAM Bank Disable Input: When this pin is pulled LOW, outputs SDRAM8:11 will be disabled to a low state.		
X1	6	Ι	<i>Crystal Connection or External Reference Frequency Input:</i> Connect to either a 14.318-MHz crystal or other reference signal.		
X2	7	I	<i>Crystal Connection:</i> An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.		
VDD	2, 3, 11, 17, 21, 29, 33, 39, 44, 45	Р	<i>Power Connection:</i> Power supply. Connect to 3.3V supply.		
GND	1, 5, 8, 14, 20, 30, 36, 42, 43, 47	G	<i>Ground Connections:</i> Connect all ground pins to the common system ground plane.		



Spread Spectrum Frequency Timing Generator

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 1*.

As shown in *Figure 1*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:

$dB = 6.5 + 9*log_{10}(P) + 9*log_{10}(F)$

where P is the percentage of deviation and F is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in *Figure 2*. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is specified in *Table 2*. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.

Spread Spectrum clocking is activated or deactivated by selecting the appropriate values for CSSON# and ESSON#. Refer to *Table 2* for more details.




Figure 1. Clock Harmonic With and Without SSCG Modulation Frequency Domain Representation




Figure 2. Typical Modulation Profile



Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V _{DD} , V _{IN}	Voltage on Any Pin with Respect to GND	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
Т _В	Ambient Temperature under Bias	-55 to +125	°C
T _A	Operating Temperature	0 to +70	°C
ESD _{PROT}	Input ESD Protection	2 (min.)	kV

DC Electrical Characteristics: $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 3.3V \pm 5\%$

Parameter	Description		Test Condition	Min.	Тур.	Max.	Unit
Supply Cur	rent			I			
I _{DD}	Combined 3.3V Suppl	y Current	CPU0:3 =100 MHz Outputs Loaded ^[1]		85		mA
Logic Input	:S					• • •	
V _{IL}	Input Low Voltage			GND – 0.3		0.8	V
V _{IH}	Input High Voltage			2.0		V _{DD} + 0.3	V
IIL	Input Low Current ^[2]					-25	μA
I _{IH}	Input High Current ^[2]					10	μA
Clock Outp	uts		·				
V _{OL}	Output Low Voltage		I _{OL} = 1 mA			50	mV
V _{OH}	Output High Voltage		I _{OH} = -1 mA	3.1			V
V _{OH}	Output High Voltage	CPU0:1/IOAPIC	I _{OL} = 1 mA	2.2			V
Crystal Oso	cillator						
V _{TH}	X1 Input Threshold Vo	Itage ^[3]			1.5		V
C _{LOAD}	Load Capacitance, as External Crystal ^[4]	seen by			14		pF
C _{IN,X1}	X1 Input Capacitance ^[5]		Pin X2 unconnected		28		pF
	ance/Inductance		·				
C _{IN}	Input Pin Capacitance		Except X1 and X2			5	pF
C _{OUT}	Output Pin Capacitance	e				6	pF
L _{IN}	Input Pin Inductance					7	nH

Notes:

All clock outputs loaded with maximum lump capacitance test load specified in AC Electrical Characteristics section. W154 logic inputs have internal pull-up resistors. X1 input threshold voltage (typical) is V_{DD}/2. 1.

2. 3.

The W154 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). 4.

5.



AC Electrical Characteristics

$T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{DD} = 3.3V \pm 5\%; f_{XTL} = 14.31818 \text{ MHz}$

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

			CPU	= 66.6	MHz	CPU	= 100	MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t _P	Period	Measured on rising edge at 1.25.	15		15.5	10		10.5	ns
t _H	High Time	Duration of clock cycle above 2.0V.	5.2			3.0			ns
tL	Low Time	Duration of clock cycle below 0.4V.	5.0			2.8			ns
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.0V.	0.4		1.6	0.4		1.6	V/ns
t _F	Output Fall Edge Rate	Measured from 2.0V to 0.4V.	0.4		1.6	0.4		1.6	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.25V.	45		55	45		55	%
t _{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.			250			250	ps
t _{SK}	Output Skew	Measured on rising edge at 1.25V.			175			175	ps
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20			20		Ω

CPU Clock Outputs CPU0:3 (Lump Capacitance Test Load = 20 pF)

SDRAM Clock Outputs SDRAM0:11 (Lump Capacitance Test Load = 30 pF)

			CPU	= 66.6	MHz	CPU	= 100	MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t _P	Period	Measured on rising edge at 1.25.	15		15.5	10		10.5	ns
t _H	High Time	Duration of clock cycle above 2.0V.	5.2			3.0			ns
tL	Low Time	Duration of clock cycle below 0.4V.	5.0			2.8			ns
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.0V.	0.4		1.6	0.4		1.6	V/ns
t _F	Output Fall Edge Rate	Measured from 2.0V to 0.4V.	0.4		1.6	0.4		1.6	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.25V.	45		55	45		55	%
t _{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.			250			250	ps
t _{SK}	Output Skew	Measured on rising edge at 1.25V.			250			250	ps
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20			20		Ω



REF Clock Output (Lump Capacitance Test Load = 20 pF)

			CPU :	= 66.6/100	MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator.		14.318		MHz
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V.	0.5		2	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V.	0.5		2	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V.	45		55	%
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z _o	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20		Ω

ECLK Output (Lump Capacitance Test Load = 20 pF)


			CPU = 66.6/100 MHz) MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
t _R	Output Rise Edge Rate	Measured from 0.4V to 2.4V.	0.5		2	V/ns
t _F	Output Fall Edge Rate	Measured from 2.4V to 0.4V.	0.5		2	V/ns
t _D	Duty Cycle	Measured on rising and falling edge at 1.5V.	45		55	%
t _{JC}	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			500	ps
f _{ST}	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Zo	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω

Ordering Information

Ordering Code	Package Name	Package Type
W154	Н	48-pin SSOP



Package Diagram



Т

N X 8

SE

.085

Π

48-pin Shrink Small Outline Package (SSOP, 300 mils)

Body Width: 0.296

Lead Pitch: 0.025 Body Length: 0.625 Body Height: 0.102

s ¥	COMMON				NOTE	4					
M R	DIMENSIONS				VARI-	D					
°L	MIN.	NOM.	MAX.	[№] -	ATIONS	MIN.	NOM.	MAX.			
A	2.41	2.59	2.79		AA	15.75	15.88	16.00			
A	0.20	0.31	0.41		AB	18.29	18.42	18.54			
A,	2.24	2.29	2.34								
b	0.203	0.254	0.343			TU IO TA					
b	0.203	0.254	0.305		THIS TABLE IN MILLIMET						
С	0.127	-	0.254								
Ci	0.127	0.152	0.216								
D	SEE VARIATIONS										
E	7.42	7.52	7.59								
е	0.635 BSC										
H	10.16	10.31	10.41								
h	0.25	0.33	0.41								
L	0.61	0.81	1.02								
N	SEE VARIATIONS										
X	2.16	2.36	2.54	10							
æ	0°	5°	8°								

<u>040</u>

100

8

6 10

RIATIONS

5

6 N 48 56

ERS

All product and company names mentioned in this document may be the trademarks of their respective holders.

Document #: 38-07314 Rev. **

Page 7 of 8

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



Document Title: W154 Laser Printer System Frequency Synthesizer Document Number: 38-07314								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	113223	04/04/02	IKA	Convert from ICW format to Cypress format				