

# DS8908B AM/FM Digital Phase-Locked Loop Frequency Synthesizer

## General Description

The DS8908B is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, an operational amplifier, a 120 MHz ECL/I<sup>2</sup>L dual modulus programmable divider, and a 19-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necessary division codes for each frequency, and logic state information for radio function inputs/outputs.

A 3.96 MHz pierce oscillator and divider chain generate a 1.98 MHz external controller clock, a 20 kHz, 10 kHz, 9 kHz, and a 1 kHz reference signals, and a 50 Hz time-of-day signal. The oscillator and divider chain are sourced by the V<sub>CCM</sub> pin thus providing a low power controller clock drive and time-of-day indication when the balance of the PLL is powered down.

The 21-bit serial data stream is transferred between the frequency synthesizer and the controller via a 3-wire bus system comprised of a data line, a clock line, and an enable line.

The first 2 bits in the serial data stream address the synthesizer thus permitting other devices such as display drivers to share the same bus. The next 14 bits are used for the PLL(N+1) divide code. The 15th bit is used internally to select the AM or FM local oscillator input. A high level on this bit enables the FM input and a low level enables the AM input. The 16th and 17th bits are used to select one of the 4 reference frequencies. The 18th and 19th bits are connected via latches to open collector outputs. These outputs can be used to drive radio functions such as gain, mute, AM, FM, or charge pump current source levels.


The PLL consists of a 14-bit programmable I<sup>2</sup>L divider, an ECL phase comparator, an ECL dual modulus (p/p + 1) prescaler, a high speed charge pump, and an operational amplifier. The programmable divider divides by (N + 1), N being the number loaded into the shift register. The programmable divider is clocked through a  $\div 7/8$  prescaler by the AM input or through a  $\div 63/64$  prescaler by the FM input. The AM input will work at frequencies up to 15 MHz, while the FM input works up to 120 MHz. The VCO can be tuned with a frequency resolution of either 1 kHz, 9 kHz, 10 kHz, or 20 kHz. The buffered AM and FM inputs are self-biased and can be driven directly by the VCO through a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant current source and sink. The charge pump can be programmed to deliver from 75  $\mu$ A to 750  $\mu$ A of constant current by connection of an external resistor from pin RPROGRAM to ground or the open collector bit outputs. Connection of programming resistors to the bit outputs enables the controller to adjust the loop gain for the particular reference frequency selected. The charge pump will source current if the VCO frequency is high and sink

current if the VCO frequency is low. The low noise operational amplifier provided has a high impedance JFET input and a large output voltage range. The op amp's negative input is common with the charge pump output and its positive input is internally biased.

## Features

- Uses inexpensive 3.96 MHz reference crystal
- F<sub>IN</sub> capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of either 10 kHz or 20 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for time-of-day reference driven from separate low power V<sub>CCM</sub>
- 2 open collector buffered outputs for controlling various radio functions or loop gain
- Separate AM and FM inputs; AM input has 15 mV (typical) hysteresis
- Programmable charge pump current sources enable adjustment of system loop gain
- Operational amplifier provides high impedance load to charge pump output and a wide voltage range for the VCO input

## Connection Diagram



**Top View**  
Order Number DS8908BN  
See NS Package Number N20A

TL/F/5111-1

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	
(V <sub>CC1</sub> ) (V <sub>CCM</sub> )	7V
(V <sub>CC2</sub> )	17V
Input Voltage	7V
Output Voltage	7V

Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	260°C

**Operating Conditions**

	Min	Max	Units
V <sub>CC1</sub>	4.5	5.5	V
V <sub>CC2</sub>	V <sub>CC1</sub> + 1.5	15.0	V
V <sub>CCM</sub>	3.5	5.5	V
Temperature, T <sub>A</sub>	-40	+85	°C

**DC Electrical Characteristics** (Notes 2 and 3)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
V <sub>IH</sub>	Logical "1" Input Voltage		2.0			V	
I <sub>IH</sub>	Logical "1" Input Current	V <sub>IN</sub> = 2.7V		0	10	μA	
V <sub>IL</sub>	Logical "0" Input Voltage				0.8	V	
I <sub>IL</sub>	Logical "0" Input Current	Data, Clock, and ENABLE Inputs, V <sub>IN</sub> = 0V		-5	-25	μA	
I <sub>OH</sub>	Logical "1" Output Current All Bit Outputs, 50 Hz Output	V <sub>OH</sub> = 5.5V			50	μA	
	1.98 MHz Output	V <sub>OH</sub> = 2.4V, V <sub>CCM</sub> = 4.5V			-250	μA	
V <sub>OL</sub>	Logical "0" Output Voltage All Bit Outputs	I <sub>OL</sub> = 5 mA			0.5	V	
	50 Hz Output, 1.98 MHz Output	I <sub>OL</sub> = 250 μA			0.5	V	
	1.98 MHz Output	I <sub>OL</sub> = 20 μA, T <sub>A</sub> > 70°C I <sub>OL</sub> = 20 μA, T <sub>A</sub> ≤ 70°C			0.3 0.4	V V	
I <sub>CC1</sub>	Supply Current (V <sub>CC1</sub> )	All Bit Outputs High			160	mA	
I <sub>CCM</sub>	V <sub>CCM</sub> Supply Current	V <sub>CCM</sub> = 5.5V, All Other Pins Open		2.5	4.0	mA	
I <sub>OUT</sub>	Charge Pump Output Current	3.33k ≤ R <sub>PROG</sub> ≤ 33.3k I <sub>OUT</sub> Measured between Pin 17 and Pin 18 I <sub>PROG</sub> = V <sub>CC1</sub> /2 R <sub>PROG</sub>	Pump Up	-20	I <sub>PROG</sub>	+20	%
			Pump Down	-20	I <sub>PROG</sub>	+20	%
			TRI-STATE®		0	11	nA
I <sub>CC2</sub>	V <sub>CC2</sub> Supply Current	V <sub>CCM</sub> = 5V, V <sub>CC1</sub> = 5.5V, V <sub>CC2</sub> = 15V All Other Pins Open		6.7	11	mA	
OP <sub>VOH</sub>	Op Amp Minimum High Level	V <sub>CC1</sub> = 4.5V, I <sub>OH</sub> = -750 μA	V <sub>CC2</sub> - 0.4			V	
OP <sub>VOL</sub>	Op Amp Maximum Low Level	V <sub>CC1</sub> = 5.5V, I <sub>OL</sub> = 750 μA			0.6	V	
CPO <sub>BIAS</sub>	Charge Pump Bias Voltage Delta	CPO Shorted to Op Amp Output CPO = TRI-STATE Op Amp I <sub>OL</sub> : 750 μA vs -750 μA			100	mV	

**AC Electrical Characteristics** V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, t<sub>r</sub> ≤ 10 ns, t<sub>f</sub> ≤ 10 ns

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IN(MIN)(F)</sub>	F <sub>IN</sub> Minimum Signal Input	AM and FM Inputs, -40°C ≤ T <sub>A</sub> ≤ 85°C		20	100	mV(rms)
V <sub>IN(MAX)(F)</sub>	F <sub>IN</sub> Maximum Signal Input	AM and FM Inputs, -40°C ≤ T <sub>A</sub> ≤ 85°C	1000	1500		mV(rms)
F <sub>OPERATE</sub>	Operating Frequency Range (Sine Wave Input)	V <sub>IN</sub> = 100 mV rms -40°C ≤ T <sub>A</sub> ≤ 85°C	AM	0.5	15	MHz
			FM	80	120	MHz
R <sub>IN(FM)</sub>	AC Input Resistance, FM	120 MHz, V <sub>IN</sub> = 100 mV rms	600			Ω
R <sub>IN(AM)</sub>	AC Input Resistance, AM	15 MHz, V <sub>IN</sub> = 100 mV rms	1000			Ω
C <sub>IN</sub>	Input Capacitance, FM and AM	V <sub>IN</sub> = 120 MHz (FM), 15 MHz (AM)	3	6	10	pF
t <sub>EN1</sub>	Minimum ENABLE High Pulse Width			625	1250	ns

# AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^\circ C, t_r \leq 10 ns, t_f \leq 10 ns$ (Continued)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{EN0}$	Minimum ENABLE Low Pulse Width			375	750	ns
$t_{CLKEN0}$	Minimum Time before ENABLE Goes Low That CLOCK Must Be Low			-50	0	ns
$t_{EN0CLK}$	Minimum Time after ENABLE Goes Low That CLOCK Must Remain Low			275	550	ns
$t_{CLKEN1}$	Minimum Time before ENABLE Goes High That Last Positive CLOCK Edge May Occur			300	600	ns
$t_{EN1CLK}$	Minimum Time after ENABLE Goes High before an Unused Positive CLOCK Edge May Occur			175	350	ns
$t_{CLKH}$	Minimum CLOCK High Pulse Width			275	550	ns
$t_{CLKL}$	Minimum CLOCK Low Pulse Width			400	800	ns
$t_{DS}$	Minimum DATA Set-Up Time, Minimum Time before CLOCK That DATA Must Be Valid			150	300	ns
$t_{DH}$	Minimum DATA Hold Time, Minimum Time after CLOCK That DATA Must Remain Valid			400	800	ns

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


**Note 2:** Unless otherwise specified min/max limits apply across the  $-40^\circ C$  to  $+85^\circ C$  temperature range for the DS8908B.

**Note 3:** All currents into device pins shown as positive, out of device pins as negative, all voltage referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


## Schematic Diagrams (DS8908B AM/FM PLL Typical Input/Output Schematics)




Schematic Diagrams (Continued)



TL/F/5111-5




TL/F/5111-7



TL/F/5111-8


# Schematic Diagrams (Continued)

DS8908B




TL/F/5111-9

# Timing Diagrams\*




TL/F/5111-10



TL/F/5111-11

# Timing Diagrams\* (Continued)



TL/F/5111-12

\*Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

## SERIAL DATA ENTRY INTO THE DS8908B

Serial information entry into the DS8908B is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

The first two bits accepted following the negative transition of the ENABLE input are interpreted as address. If these address bits are *not* 1,1 *no* further information will be accepted from the DATA inputs, and the internal data latches *will not* be changed when ENABLE returns high.

If these first two bits *are* 1,1, then all succeeding bits are *accepted* as data, and are shifted successively into the internal shift register as long as ENABLE remains low.

Any data bits preceding the 19th to last bit will be shifted out, and thus are irrelevant. Data bits are counted as any bits *following* two valid address bits (1,1) with the ENABLE low. When the ENABLE input returns high, any further serial data entry is inhibited. Upon this positive transition, the data in the internal shift register is transferred into the internal data latches. Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:

Data Bit Position	Data Interpretation
Last	Bit 19 Output (Pin 2)
2nd to Last	Bit 18 Output (Pin 1)
3rd to Last	Ref. Freq. Select Bit <sup>(1)</sup> 17
4th to Last	Ref. Freq. Select Bit <sup>(1)</sup> 16
5th to Last	AM/FM Select Bit 15
6th to Last	(2 <sup>13</sup> )
7th to Last	(2 <sup>12</sup> )
8th to Last	(2 <sup>11</sup> )
9th to Last	(2 <sup>10</sup> )
10th to Last	(2 <sup>9</sup> )
11th to Last	(2 <sup>8</sup> )
12th to Last	(2 <sup>7</sup> )
13th to Last	(2 <sup>6</sup> )
14th to Last	(2 <sup>5</sup> )
15th to Last	(2 <sup>4</sup> )
16th to Last	(2 <sup>3</sup> )
17th to Last	(2 <sup>2</sup> )
18th to Last	(2 <sup>1</sup> )
19th to Last	LSB of ÷N(2 <sup>0</sup> )

÷N(2)

Note 1: See Reference Frequency Select Truth Table.

Note 2: The actual divide code is N + 1, i.e., the number loaded plus 1.

## Truth Table


Reference Frequency Selection Truth Table

Serial Data		Reference Frequency
Bit 16	Bit 17	(kHz)
1	1	20
1	0	10
0	1	9
0	0	1

**Typical Application** Additional application notes are located at the back of section 11.


DS8908B

**Electronically Tuned Radio Controller System; Direct Drive LED**



Logic Diagram

AM/FM PLL/Synthesizer (Serial Data 20-Pin Package)



\*Sections operating from V<sub>CCM</sub> supply.

\*\*Address (1,1)