

X9317

Low Noise, Low Power, 100 Taps, Digitally Controlled Potentiometer (XDCP™)

FN8183 Rev 9.00 November 4, 2014

The Intersil X9317 is a digitally controlled potentiometer (XDCP™). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3-wire interface.

The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the  $\overline{\text{CS}}$ ,  $\text{U}/\overline{\text{D}}$ , and  $\overline{\text{INC}}$  inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

The device can be used as a three-terminal potentiometer for voltage control or as a two-terminal variable resistor for current control in a wide variety of applications.

#### **Applications**

- · LCD bias control
- · DC bias adjustment
- · Gain and offset trim
- · Laser diode bias control
- · Voltage regulator output control

#### **Features**

- Solid-state potentiometer
- · 3-wire serial up/down interface
- · 100 wiper tap points
  - Wiper position stored in nonvolatile memory and recalled on power-up
- · 99 resistive elements
  - Temperature compensated
  - End-to-end resistance range ±20%
- · Low power CMOS
  - $V_{CC}$  = 2.7V to 5.5V, and 5V ±10%
  - Standby current <5µA
- · High reliability
  - Endurance, 100,000 data changes per bit
  - Register data retention, 100 years
- $R_{TOTAL}$  values =  $10k\Omega$ ,  $50k\Omega$ ,  $100k\Omega$
- Packages
  - 8 Ld SOIC, TSSOP, and MSOP
- · Pb-free (RoHS compliant)




FIGURE 1. BLOCK DIAGRAM


## **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	V <sub>CC</sub> LIMITS (V)	R <sub>TOTAL</sub> (kΩ)	TEMPERATURE RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
X9317WM8Z	DCW	5 ±10%	10	0 to +70	8 Ld MSOP	M8.118
X9317WM8IZ	DCT			-40 to +85	8 Ld MSOP	M8.118
X9317WS8Z	X9317W Z			0 to +70	8 Ld SOIC	M8.15E
X9317WS8IZ	X9317W ZI			-40 to +85	8 Ld SOIC	M8.15E
X9317WV8Z	9317W Z			0 to +70	8 Ld TSSOP	M8.173
X9317WV8IZ	9317W IZ			-40 to +85	8 Ld TSSOP	M8.173
X9317UM8Z	DCS		50	0 to +70	8 Ld MSOP	M8.118
X9317UM8IZ	DCR			-40 to +85	8 Ld MSOP	M8.118
X9317US8Z	X9317U Z			0 to +70	8 Ld SOIC	M8.15E
X9317US8IZ	X9317U ZI			-40 to +85	8 Ld SOIC	M8.15E
X9317UV8Z	9317U Z			0 to +70	8 Ld TSSOP	M8.173
X9317UV8IZ	9317U IZ			-40 to +85	8 Ld TSSOP	M8.173
X9317TM8Z	DCN		100	0 to +70	8 Ld MSOP	M8.118
X9317TM8IZ	DCL			-40 to +85	8 Ld MSOP	M8.118
X9317TS8Z	X9317T Z			0 to +70	8 Ld SOIC	M8.15E
X9317TS8IZ	X9317T ZI			-40 to +85	8 Ld SOIC	M8.15E
X9317TV8Z	9317T Z			0 to +70	8 Ld TSSOP	M8.173
X9317TV8IZ	9317T IZ			-40 to +85	8 Ld TSSOP	M8.173
X9317WM8Z-2.7	DCX	2.7 to 5.5	10	0 to +70	8 Ld MSOP	M8.118
X9317WM8IZ-2.7	DCU			-40 to +85	8 Ld MSOP	M8.118
X9317WS8Z-2.7	X9317W ZF			0 to +70	8 Ld SOIC	M8.15E
X9317WS8IZ-2.7	X9317W ZG			-40 to +85	8 Ld SOIC	M8.15E
X9317WV8Z-2.7	9317W FZ			0 to +70	8 Ld TSSOP	M8.173
X9317WV8IZ-2.7	AKZ			-40 to +85	8 Ld TSSOP	M8.173
X9317UM8Z-2.7	AOB		50	0 to +70	8 Ld MSOP	M8.118
X9317UM8IZ-2.7	АОН			-40 to +85	8 Ld MSOP	M8.118
X9317US8Z-2.7	X9317U ZF			0 to +70	8 Ld SOIC	M8.15E
X9317US8IZ-2.7	X9317U ZG			-40 to +85	8 Ld SOIC	M8.15E
X9317UV8Z-2.7	9317U FZ			0 to +70	8 Ld TSSOP	M8.173
X9317UV8IZ-2.7	9317U GZ			-40 to +85	8 Ld TSSOP	M8.173
X9317TM8Z-2.7	DCP		100	0 to +70	8 Ld MSOP	M8.118
X9317TM8IZ-2.7	DCM			-40 to +85	8 Ld MSOP	M8.118
X9317TS8Z-2.7	X9317T ZF			0 to +70	8 Ld SOIC	M8.15E
X9317TS8IZ-2.7	X9317T ZG			-40 to +85	8 Ld SOIC	M8.15E
X9317TV8Z-2.7	9317T FZ			0 to +70	8 Ld TSSOP	M8.173
X9317TV8IZ-2.7	9317T GZ			-40 to +85	8 Ld TSSOP	M8.173

- 1. Add "T1" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
  tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pbfree products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for X9317. For more information on MSL please see tech brief TB363.



## **Pin Configurations**



## **Pin Descriptions**

SOIC/MSOP	TSSOP	SYMBOL	BRIEF DESCRIPTION
1	3	ĪNC	Increment Toggling INC while CS is low moves the wiper either up or down.
2	4	U/D	<b>Up/Down</b> The $U/\overline{D}$ input controls the direction of the wiper movement.
3	5	R <sub>H</sub>	The high terminal is equivalent to one of the fixed terminals of a mechanical potentiometer.
4	6	V <sub>SS</sub>	Ground
5	7	R <sub>W</sub>	The wiper terminal is equivalent to the movable terminal of a mechanical potentiometer.
6	8	R <sub>L</sub>	The low terminal is equivalent to one of the fixed terminals of a mechanical potentiometer.
7	1	<u>cs</u>	Chip Select The device is selected when the $\overline{\text{CS}}$ input is LOW, and de-selected when $\overline{\text{CS}}$ is high.
8	2	v <sub>cc</sub>	Supply Voltage

RENESAS

#### **Absolute Maximum Ratings**

I <sub>W</sub> (10s)	±8.8mA
R <sub>H</sub> , R <sub>W</sub> , R <sub>L</sub> to Ground	+6V
Voltage on $\overline{\text{CS}}$ , $\overline{\text{INC}}$ , $\text{U}/\overline{\text{D}}$ and $\text{V}_{\text{CC}}$	
with Respect to V <sub>SS</sub>	1V to +7V

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
SOIC Package ( <u>Notes 4</u> , <u>5</u> )	115	60
MSOP Package ( <u>Notes 4</u> , <u>5</u> )	145	55
TSSOP Package ( <u>Notes 4</u> , <u>5</u> )	155	49
Junction Temperature Under Bias		65°C to +135°C
Storage Temperature	6	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 5. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

# **Potentiometer Specifications** $V_{CC}$ = full range. Boldface limits apply across the operating temperature range, -40 °C to +85 °C (Industrial) and 0 °C to +70 °C (Commercial).

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN ( <u>Note 13</u> )	TYP (Note 9)	MAX ( <u>Note 13</u> )	UNIT
R <sub>TOTAL</sub>	End-to-end Resistance Tolerance	See "Ordering Information" on page 2 for values	-20		+20	%
V <sub>RH</sub> / <sub>RL</sub>	R <sub>H</sub> /R <sub>L</sub> Terminal Voltage	V <sub>SS</sub> = 0V	V <sub>SS</sub>		v <sub>cc</sub>	V
	Power Rating	R <sub>TOTAL</sub> ≥ 10kΩ			10	mW
R <sub>W</sub>	Wiper Resistance	$I_W = [V(R_H) - V(R_L)]/R_{TOTAL}, V_{CC} = 5V$		200	400	Ω
		$I_W = [V(R_H) - V(R_L)]/R_{TOTAL}, V_{CC} = 2.7V$		400	1000	Ω
I <sub>W</sub>	Wiper Current (Note 10)	See <u>"Test Circuit" on page 5</u>	-4.4		+4.4	mA
	Noise (Note 12)	Ref: 1kHz		-120		dBV
	Resolution			1		%
	Absolute Linearity (Note 6)	$V(R_{H}) = V_{CC}, V(R_{L}) = 0V$	-1		+1	MI (Note 8)
	Relative Linearity (Note 7)	$V(R_{H}) = V_{CC}, V(R_{L}) = 0V$	-0.2		+0.2	MI ( <u>Note 8</u> )
	R <sub>TOTAL</sub> Temperature Coefficient (Note 10)	$V(R_H) = V_{CC}, V(R_L) = 0V$		±300		ppm/°C
	Ratiometric Temperature Coefficient (Notes 10, 11)			±20		ppm/°C
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub> (Note 10)	Potentiometer Capacitances	See <u>"Equivalent Circuit" on page 5</u>		10/10/25		pF
v <sub>cc</sub>	Supply Voltage	X9317	4.5		5.5	V
		X9317-2.7	2.7		5.5	V




# **DC Electrical Specifications** $V_{CC} = 5V \pm 10\%$ . Boldface limits apply across the operating temperature range, -40 °C to +85 °C (Industrial) and 0 °C to +70 °C (Commercial).

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ( <u>Note 13</u> )	TYP (Note 9)	MAX (Note 13)	UNIT
I <sub>CC1</sub>	V <sub>CC</sub> Active Current (Increment)	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{U}/\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{IL}}/\text{V}_{\text{IH}} \text{ at min. } \text{t}_{\text{CYC}} \\ \text{R}_{\text{L}}, \text{R}_{\text{H}}, \text{R}_{\text{W}} \text{ not connected}$			80	μА
I <sub>CC2</sub>	V <sub>CC</sub> Active Current (Store) (non-volatile write)	$\overline{CS} = V_{IH}$ , $U/\overline{D} = V_{IL}$ or $V_{IH}$ and $\overline{INC} = V_{IL}$ or $V_{IH}$ . $R_L$ , $R_H$ , $R_W$ not connected			400	μΑ
I <sub>SB</sub>	Standby Supply Current	$\overline{CS} \ge V_{IH}$ , U/ $\overline{D}$ and $\overline{INC} = V_{IL}$ R <sub>L</sub> , R <sub>H</sub> , R <sub>W</sub> not connected			5	μΑ
ILI	CS, INC, U/D Input Leakage Current	$V_{IN} = V_{SS}$ to $V_{CC}$	-10		+10	μΑ
$v_{IH}$	CS, INC, U/D Input HIGH Voltage		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	CS, INC, U/D Input LOW Voltage		-0.5		V <sub>CC</sub> x 0.1	٧
C <sub>IN</sub> ( <u>Note 10</u> )	CS, INC, U/D Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>SS</sub> , T <sub>A</sub> = +25°C, f = 1MHz		10		pF


#### **Endurance and Data Retention** $V_{CC}$ = 5V $\pm 10\%$ , $T_A$ = Full Operating Temperature Range.

PARAMETER	MIN	UNIT
Minimum Endurance	100,000	Data changes per bit
Data Retention	100	Years

#### **Test Circuit**



#### **Equivalent Circuit**



#### **AC Conditions of Test**

Input pulse levels	OV to 3V
Input rise and fall times	10ns
Input reference levels	1.5V

# AC Electrical Specifications $V_{CC} = 5V \pm 10\%$ . Boldface limits apply across the operating temperature range, -40 °C to +85 °C (Industrial) and 0 °C to +70 °C (Commercial).

SYMBOL	PARAMETER	MIN ( <u>Note 13</u> )	TYP ( <u>Note 9</u> )	MAX (Note 13)	UNIT
t <sub>Cl</sub>	CS to INC Setup	50			ns
t <sub>ID</sub> ( <u>Note 10</u> )	INC HIGH to U∕D Change	100			ns
t <sub>DI</sub> ( <u>Note 10</u> )	U∕D to INC Setup	1			μs
t <sub>IL</sub>	INC LOW Period	960			ns
t <sub>IH</sub>	INC HIGH Period	960			ns
t <sub>IC</sub>	INC Inactive to CS Inactive	1			μs
t <sub>CPHS</sub>	CS Deselect Time (STORE)	10			ms
t <sub>CPHNS</sub> (Note 10)	CS Deselect Time (NO STORE)	100			ns
t <sub>IW</sub>	INC to R <sub>W</sub> Change		1	5	μs
t <sub>CYC</sub>	INC Cycle Time	2			μs

## AC Electrical Specifications $V_{CC} = 5V \pm 10\%$ . Boldface limits apply across the operating temperature range, -40°C to +85°C (Industrial) and 0°C to +70°C (Commercial). (Continued)

SYMBOL	PARAMETER	MIN ( <u>Note 13</u> )	TYP (Note 9)	MAX ( <u>Note 13</u> )	UNIT
t <sub>R,</sub> t <sub>F</sub> ( <u>Note 10</u> )	INC Input Rise and Fall Time			500	μs
t <sub>PU</sub> ( <u>Note 10</u> )	Power-up to Wiper Stable			5	μs
t <sub>R</sub> V <sub>CC</sub> ( <u>Note 10</u> )	V <sub>CC</sub> Power-up Rate	0.2		50	V/ms
t <sub>WR</sub>	Store Cycle		5	10	ms

#### NOTES:


- 6. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage =  $[V(R_{W(n)(actual)})-V(R_{W(n)(expected)})]/MIV(R_{W(n)(expected)}) = n(V(R_H)-V(R_L))/99 + V(R_L)$ , with n from 0 to 99.
- 7. Relative linearity is a measure of the error in step size between taps =  $[V(R_{W(n+1)})-(V(R_{W(n)})-MI)]/MI$ .
- 8. 1 MI = Minimum Increment =  $[V(R_H)-V(R_L)]/99$ .
- 9. Typical values are for  $T_A = +25$ °C and nominal supply voltage.
- 10. This parameter is not 100% tested.
- 11. Ratiometric temperature coefficient =  $(V(R_W)_{T2(n)})/[V(R_W)_{T2(n)}]/[V(R_W)_{T2(n$
- 12. Measured with wiper at tap position 99, RL grounded, using test circuit.
- 13. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

# Power-up and Down Requirements

The recommended power-up sequence is to apply  $V_{CC}/V_{SS}$  first, then the potentiometer voltages. During power-up, the data sheet parameters for the DCP do not fully apply until 1ms after  $V_{CC}$  reaches its final value. The  $V_{CC}$  ramp spec is always in effect. In order to prevent unwanted tap position changes, or an inadvertent store, bring the  $\overline{CS}$  and  $\overline{INC}$  high before or concurrently with the  $V_{CC}$  pin on power-up.



## **AC Timing**



## **Typical Performance Characteristic**




FIGURE 2. TYPICAL TOTAL RESISTANCE TEMPERATURE COEFFICIENT

#### **Pin Descriptions**

#### R<sub>H</sub> and R<sub>L</sub>

The high (R<sub>H</sub>) and low (R<sub>L</sub>) terminals of the X9317 are equivalent to the fixed terminals of a mechanical potentiometer. The terminology of R<sub>L</sub> and R<sub>H</sub> references the relative position of the terminal in relation to wiper movement direction selected by the U/ $\overline{D}$  input and not the voltage potential on the terminal.

#### RW

 $R_W$  is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically  $200\Omega.$ 

#### $Up/Down (U/\overline{D})$

The  $U/\overline{D}$  input controls the direction of the wiper movement and whether the counter is incremented or decremented.

#### **Increment (INC)**

The  $\overline{INC}$  input is negative-edge triggered. Toggling  $\overline{INC}$  will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the  $U/\overline{D}$  input.

#### Chip Select (CS)

The device is selected when the  $\overline{\text{CS}}$  input is LOW. The current counter value is stored in nonvolatile memory when  $\overline{\text{CS}}$  is returned HIGH while the  $\overline{\text{INC}}$  input is also HIGH. After the store operation is complete, the X9317 will be placed in the low power standby mode until the device is selected once again.

### **Principles of Operation**

There are three sections of the X9317: the control section, the nonvolatile memory, and the resistor array. The control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. The contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 99 individual resistors connected in series. Electronic switches at either end of the array and between each resistor provide an electrical connection to the wiper pin,  $R_{\rm W}$ .

The wiper acts like its mechanical equivalent and does not move beyond the first or last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for  $t_{IW}$  ( $\overline{INC}$  to  $V_W$  change). The  $R_{TOTAL}$  value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

#### **Instructions and Programming**

The  $\overline{INC}$ ,  $U/\overline{D}$  and  $\overline{CS}$  inputs control the movement of the wiper along the resistor array. With  $\overline{CS}$  set LOW, the device is selected and enabled to respond to the  $U/\overline{D}$  and  $\overline{INC}$  inputs. HIGH-to-LOW transitions on  $\overline{INC}$  will increment or decrement (depending on the state of the  $U/\overline{D}$  input) a 7-bit counter. The output of this counter is decoded to select one of one hundred wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever  $\overline{\text{CS}}$  transitions HIGH while the  $\overline{\text{INC}}$  input is also HIGH.

The system may select the X9317, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as previously described and once the new position is reached, the system must keep  $\overline{\text{INC}}$  LOW while taking  $\overline{\text{CS}}$  HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalls the previously stored data.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc.

The state of  $U/\overline{D}$  may be changed while  $\overline{CS}$  remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

#### **Mode Selection**

CS	INC	U/D	MODE
L	<b>1</b>	Н	Wiper up
L		L	Wiper down
	Н	Х	Store wiper position to nonvolatile memory
Н	Х	Х	Standby
	L	Х	No store, return to standby
~	L	Н	Wiper up (not recommended)
	L	L	Wiper down (not recommended)


#### **Applications Information**

Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages:

- 1. The variability and reliability of a solid-state potentiometer,
- 2. The flexibility of computer-based digital controls, and
- 3. The retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data.



#### **Basic Configurations of Electronic Potentiometers**






FIGURE 3. THREE TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER

FIGURE 4. TWO TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT

#### **Basic Circuits**




FIGURE 5. BUFFERED REFERENCE VOLTAGE




FIGURE 6. CASCADING TECHNIQUES





FIGURE 7. SINGLE SUPPLY INVERTING AMPLIFIER



 $V_0$  (REG) = 1.25V (1+R<sub>2</sub>/R<sub>1</sub>)+I<sub>adj</sub> R<sub>2</sub> FIGURE 8. VOLTAGE REGULATOR





FIGURE 9. OFFSET VOLTAGE ADJUSTMENT



 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_0(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_0(min) \end{aligned}$ 

FIGURE 10. COMPARATOR WITH HYSTERESIS

#### **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
November 4, 2014	FN8183.9	Added Revision History Converted to New Template and added new Intersil Standards. Updated Ordering Information to show all U parts in column for Rtotal ( $k\Omega$ ) to show 50 as the value. Added thermal information (Tja and Tjc).

#### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2004-2014. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>





## **Package Outline Drawing**


#### M8.118


#### **8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE**


Rev 4, 7/11












TYPICAL RECOMMENDED LAND PATTERN


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in ( ) are for reference only.


## **Package Outline Drawing**

#### M8.173


8 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 2, 01/10








SIDE VIEW






- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2 Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 3. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 per side.
- 4. Dimensions are measured at datum plane H.
- 5. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 6. Dimension on lead width does not include dambar protrusion.


  Allowable protrusion shall be 0.08 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 7. Conforms to JEDEC MO-153, variation AC. Issue E


## **Package Outline Drawing**


#### M8.15E

# 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09









TYPICAL RECOMMENDED LAND PATTERN

1.45 ± 0.1

0.25

GAUGE PLANE
SEATING PLANE
D[0.10]

0.63 ±0.23

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- Dimension does not include interlead flash or protrusions.
   Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.