Not Recommended for New Designs

Please use RE46C191



RE46C190

CMOS Low Voltage Photoelectric Smoke Detector ASIC with Interconnect and Timer Mode

Features

- Two AA Battery Operation
- Internal Power-on Reset
- Low Quiescent Current Consumption
- Available in 16L N SOIC
- · Local Alarm Memory
- Interconnect up to 40 Detectors
- 9-Minute Timer for Sensitivity Control
- Temporal or Continuous Horn Pattern
- Internal Low Battery and Chamber Test
- · All Internal Oscillator
- · Internal Infrared Emitter Diode (IRED) Driver
- · Adjustable IRED Drive Current
- Adjustable Hush Sensitivity
- · 2% Low Battery Set Point

Note:	The RE46C191 is an improved version of
	the RE46C190 that is recommended for
	new designs. Please contact Microchip
	marketing for information on the
	RE46C191.

Description

The RE46C190 is a low-power, low-voltage CMOS photoelectric-type smoke detector IC. With minimal external components, this circuit will provide all the required features for a photoelectric-type smoke detector.

The design incorporates a gain-selectable photo amplifier for use with an infrared emitter/detector pair.

An internal oscillator strobes power to the smoke detection circuitry every 10 seconds, to keep the standby current to a minimum. If smoke is sensed, the detection rate is increased to verify an Alarm condition. A high gain mode is available for push-button chamber testing.


A check for a low battery condition is performed every 86 seconds and chamber integrity is tested once every 43 seconds when in Standby. The temporal horn pattern supports the NFPA 72 emergency evacuation signal.

An interconnect pin allows multiple detectors to be connected such that, when one unit alarms, all units will sound.


An internal nine-minute timer can be used for a Reduced Sensitivity mode.

Utilizing low-power CMOS technology, the RE46C190 was designed for use in smoke detectors that comply with Underwriters Laboratory Specification UL217 and UL268.


PIN CONFIGURATION



TYPICAL BLOCK DIAGRAM



TYPICAL BATTERY APPLICATION



5: Inductor L1 must have a maximum peak current rating of at least 1.5A.

NOTES:

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Supply VoltageV _{DD} = 5.5V; V_{BST} = 13V
Input Voltage Range Except FEED, TEST V _{IN} =3V to V _{DD} +.3V
FEED Input Voltage Range V_{INFD} =- 10 to +22V
TEST Input Voltage Range V _{INTEST} =3V to V _{BST} +.3V
Input Current except FEEDI _{IN} = 10 mA
Continuous Operating Current (HS, HB, V_{BST}) I_O= 40 mA
Continuous Operating Current (IRED)I _{OIR} = 300 mA
Operating Temperature $T_A = -10$ to +60°C
Storage TemperatureT _{STG} = –55 to +125°C
ESD Human Body Model V _{HBM} = 750V
ESD Machine Model

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10$ to +60°C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (Note 1, Note 2, Note 3)

Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V _{DD}	3	2	_	5.0	V	Operating
Supply Current	I _{DD1}	3	— 1 2 μA Standby, Inputs low, No loads, Boost off, No smoke check		No loads, Boost off, No		
Standby Boost Current	I _{BST1}	15	_	100	_	nA	Standby, Inputs Iow, No loads, Boost off, No smoke check
IRCAP Supply Current	I _{IRCAP}	11	—	500	—	μA	During smoke check
Boost Voltage	V _{BST1}	15	3.0	3.6	4.2	V	IRCAP charging for Smoke Check, GLED operation I _{OUT} = 40 mA
	V _{BST2}	15	8.5	9.6	10.7	V	No local alarm, RLED Operation, I _{OUT} = 40 mA, IO as an input
Input Leakage	I _{INOP}	6	-200	_	200	pА	IRP = V _{DD} or V _{SS}
		7	-200	_	200	pА	IRN = V _{DD} or V _{SS}
	I _{IHF}	10	_	20	50	μA	FEED = 22V; V _{BST} = 9V
	I _{ILF}	10	-50	-15	—	μA	FEED = -10V; V _{BST} = 10.7V
Input Voltage Low	V _{IL1}	10		—	2.7	V	FEED, V _{BST} = 9V
	V _{IL2}	12		—	800	mV	No local alarm, IO as an input

Note 1: Wherever a specific V_{BST} value is listed under test conditions, the V_{BST} is forced externally with the inductor disconnected and the DC-DC converter NOT running.

2: Typical values are for design information only.

3: Limits over the specified temperature range are not production tested and are based on characterization data. Unless otherwise stated, production test is at room temperature with guardbanded limits.

4: Not production tested.

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

DC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10$ to +60°C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (Note 1, Note 2, Note 3)

V_{BST} = 4.2V, Typical A	Application (ι	inless oth	erwise note	d) (Note 1,	Note 2, Not	<mark>e 3</mark>)	1
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
Input Voltage High	V _{IH1}	10	6.2	—	_	V	FEED; V _{BST} = 9V
	V _{IH2}	12	2.0	—	—	V	No local alarm, IO as an input
IO Hysteresis	V _{HYST1}	12	—	150	—	mV	
Input Pull-Down	I _{PD1}	4, 5	0.25	—	10	μA	V _{IN} = V _{DD}
Current	I _{PDIO1}	12	20	—	80	μA	V _{IN} = V _{DD}
	I _{PDIO2}	12	—	—	140	μA	V _{IN} = 15V
Output Low Voltage	V _{OL1}	13, 14	—	—	1	V	I _{OL} = 16 mA, V _{BST} = 9V
	V _{OL2}	8	—	—	300	mV	I _{OL} = 10 mA, V _{BST} = 9V
	V _{OL3}	9	—	—	300	mV	I _{OL} = 10 mA, V _{BST} = 3.6V
Output High Voltage	V _{OH1}	13, 14	8.5	—	—	V	I _{OL} = 16 mA, V _{BST} = 9V
Output Current	I _{IOH1}	12	-4	-5	—	mA	Alarm, V _{IO} = 3V or V _{IO} = 0V, V _{BST} = 9V
	I _{IODMP}	12	5	30	—	mA	At Conclusion of Local Alarm or Test, V _{IO} =1V
	I _{IRED50}	2	45	50	55	mA	IRED on, $V_{IRED} = 1V$, $V_{BST} = 5V$, IRCAP = 5V, (50 mA option selected; $T_A = 27^{\circ}C$)
	I _{IRED100}	2	90	100	110	mA	IRED on, $V_{IRED} = 1V$, $V_{BST} = 5V$, IRCAP = 5V, (100 mA option selected; $T_A = 27^{\circ}C$)
	I _{IRED150}	2	135	150	165	mA	IRED on, $V_{IRED} = 1V$, $V_{BST} = 5V$, IRCAP = 5V, (150 mA option selected; $T_A = 27^{\circ}C$)
	I _{IRED2050}	2	180	200	220	mA	IRED on, $V_{IRED} = 1V$, $V_{BST} = 5V$, IRCAP = 5V, (200 mA option selected; $T_A = 27^{\circ}C$)
IRED Current Temperature Coefficient	TC _{IRED}		_	0.5	_	%/°C	V _{BST} = 5V, IRCAP = 5V; Note 4

Note 1: Wherever a specific V_{BST} value is listed under test conditions, the V_{BST} is forced externally with the inductor disconnected and the DC-DC converter NOT running.

2: Typical values are for design information only.

3: Limits over the specified temperature range are not production tested and are based on characterization data. Unless otherwise stated, production test is at room temperature with guardbanded limits.

4: Not production tested.

DC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10$ to +60°C, $V_{DD} = 3V$, $V_{BST} = 4.2V$, Typical Application (unless otherwise noted) (Note 1, Note 2, Note 3)

Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Conditions
Low Battery Alarm Voltage	V _{LB1}	3	2.05	2.1	2.15	V	Falling Edge; 2.1V nominal selected
	V _{LB2}	3	2.15	2.2	2.25	V	Falling Edge; 2.2V nominal selected
	V _{LB3}	3	2.25	2.3	2.35	V	Falling Edge; 2.3V nominal selected
	V _{LB4}	3	2.35	2.4	2.45	V	Falling Edge; 2.4V nominal selected
	V _{LB5}	3	2.45	2.5	2.55	V	Falling Edge; 2.5V nominal selected
	V _{LB6}	3	2.55	2.6	2.65	V	Falling Edge; 2.6V nominal selected
	V _{LB7}	3	2.65	2.7	2.75	V	Falling Edge; 2.7V nominal selected
	V _{LB8}	3	2.75	2.8	2.85	V	Falling Edge; 2.8V nominal selected
Low Battery Hysteresis	V _{LBHYST}	3	—	100	—	mV	
IRCAP Turn On Voltage	V _{TIR1}	11	3.6	4.0	4.4	V	Falling edge; V _{BST} = 5V; I _{OUT} = 20 mA
IRCAP Turn Off Voltage	V _{TIR2}	11	4.0	4.4	4.8	V	Rising edge; V _{BST} = 5V; I_{OUT} = 20 mA

Note 1: Wherever a specific V_{BST} value is listed under test conditions, the V_{BST} is forced externally with the inductor disconnected and the DC-DC converter NOT running.

2: Typical values are for design information only.

3: Limits over the specified temperature range are not production tested and are based on characterization data. Unless otherwise stated, production test is at room temperature with guardbanded limits.

4: Not production tested.

AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Condition
Time Base				•			•
Internal Clock Period	T _{PCLK}		9.80	10.4	11.0	ms	PROGSET, IO = high
RLED Indicator							·
On Time	T _{ON1}	8	9.80	10.4	11.0	ms	Operating
Standby Period	T _{PLED1}	8	320	344	368	S	Standby, no alarm
Local Alarm Period	T _{PLED2A}	8	470	500	530	ms	Local alarm condition with temporal horn pattern
	T _{PLED2B}	8	625	667	710	ms	Local alarm condition with continuous horn pattern
Hush Timer Period	T _{PLED4}	8	10	10.7	11.4	s	Timer mode, no local alarm
External Alarm Period	T _{PLED0}	8	LED IS NOT ON s Remot		Remote alarm only		
GLED Indicator	•						
Latched Alarm Period	T _{PLED3}	9	40	43	46	S	Latched Alarm Condition
Latched Alarm Pulse Train (3x) Off Time	T _{OFLED}	9	1.25	1.33	1.41	S	Latched Alarm Condition
Latched Alarm LED Enabled Duration	T _{LALED}	9	22.4	23.9	25.3	Hours	Latched Alarm Condition
Smoke Check							·
Smoke Test Period	T _{PER0A}	2	10	10.7	11.4	S	Standby, no alarm
with Temporal Horn Pattern	T _{PER1A}	2	1.88	2.0	2.12	S	Standby, after one valid smoke sample
	T _{PER2A}	2	0.94	1.0	1.06	S	Standby, after two consecutive valid smoke samples
	T _{PER3A}	2	0.94	1.0	1.06	S	Local Alarm (three consecutive valid smoke samples)
	T _{PER4A}	2	235	250	265	ms	Push button test, >1 chamber detections
			313	333	353	ms	Push button test, no chamber detections
	T _{PER5A}	2	7.5	8.0	8.5	S	In remote alarm

Note 1: See timing diagram for Horn Pattern (Figure 5-2).

2: T_{PCLK} and T_{IRON} are 100% production tested. All other AC parameters are verified by functional testing.

3: Typical values are for design information only.

4: Limits over the specified temperature range are not production tested, and are based on characterization data.

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

AC Electrical Characteristics: Unless otherwise indicated, all parameters apply at $T_A = -10^{\circ}$ to $+60^{\circ}$ C, $V_{DD} = 3$ V, $V_{BST} = 4.2$ V, Typical Application (unless otherwise noted) (Note 1 to Note 4).

V_{BST} = 4.2V, Typical A	pplication	(unless oth	erwise note	ed) (Note 1	to Note 4).	.	1
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Condition
Smoke Test Period	T _{PER0B}	2	10	10.7	11.4	S	Standby, no alarm
with Continuous Horn Pattern	T _{PER1B}	2	2.5	2.7	2.9	S	Standby, after one valid smoke sample
	T _{PER2B}	2	1.25	1.33	1.41	S	Standby, after two consecutive valid smoke samples
	T _{PER3B}	2	1.25	1.33	1.41	S	Local Alarm (three consecutive valid smoke samples)
	T _{PER4B}	2	313	333	353	ms	Push button test
	T _{PER5B}	2	10	10.7	11.4	S	In remote alarm
Chamber Test Period	T _{PCT1}	2	40	43	46	S	Standby, no alarm
Low Battery							
Low Battery Sample	T _{PLB1}	3	320	344	368	S	RLED on
Period	T _{PLB2}	3	80	86	92	S	RLED on
Horn Operation		,				•	
Low Battery Horn Period	T _{HPER1}	13	40	43	46	S	Low battery, no alarm
Chamber Fail Horn Period	T _{HPER2}	13	40	43	46	S	Chamber failure
Low Battery Horn On Time	T _{HON1}	13	9.8	10.4	11.0	ms	Low battery, no alarm
Chamber Fail Horn On Time	T _{HON2}	13	9.8	10.4	11.0	ms	Chamber failure
Chamber Fail Off Time	T _{HOF1}	13	305	325	345	ms	Failed chamber, no alarm, 3x chirp option
Alarm On Time with Temporal Horn Pattern	T _{HON2A}	13	470	500	530	ms	Local or remote alarm (Note 1)
Alarm Off Time with Temporal Horn	T _{HOF2A}	13	470	500	530	ms	Local or remote alarm (Note 1)
Pattern	T _{HOF3A}	13	1.4	1.5	1.6	S	Local or remote alarm (Note 1)
Alarm On Time with Continuous Horn Pattern	T _{HON2B}	13	235	250	265	ms	Local or remote alarm (Note 1)
Alarm Off Time with Continuous Horn Pattern	T _{HOF2B}	13	78	83	88	ms	Local or remote alarm (Note 1)
Push-to-Test Alarm Memory On Time	T _{HON4}	13	9.8	10.4	11.0	ms	Alarm memory active, push-to-test

Note 1: See timing diagram for Horn Pattern (Figure 5-2).

2: T_{PCLK} and T_{IRON} are 100% production tested. All other AC parameters are verified by functional testing.

3: Typical values are for design information only.

4: Limits over the specified temperature range are not production tested, and are based on characterization data.

AC Electrical Charac V _{BST} = 4.2V, Typical A						ply at T _A =	-10° to +60°C, V _{DD} = 3V,
Parameter	Symbol	Test Pin	Min.	Тур.	Max.	Units	Condition
Push-to-Test Alarm Memory Horn Period	T _{HPER4}	13	235	250	265	ms	Alarm memory active, push-to-test
Interconnect Signal	Operation	(IO)					·
IO Active Delay	T _{IODLY1}	12	—	0	—	S	From start of local alarm to IO active
Remote Alarm Delay with Temporal Horn Pattern	T _{IODLY2A}	12	0.780	1.00	1.25	S	No local alarm, from IO active to alarm
Remote Alarm Delay with Continuous Horn Pattern	T _{IODLY2B}	12	380	572	785	ms	No local alarm, from IO active to alarm
IO Charge Dump Duration	T _{IODMP}	12	1.23	1.31	1.39	S	At conclusion of local alarm or test
IO Filter	T _{IOFILT}	12		_	313	ms	Standby, no alarm
Hush Timer Operatio	n						
Hush Timer Period	T _{TPER}		8.0	8.6	9.1	Min	No alarm
EOL					•		
End-of-Life Age Sample	T _{EOL}		314	334	354	Hours	EOL Enabled; Standby
Detection							•
IRED On Time	T _{IRON}	2	_	100	_	μs	Prog Bits 3,4 = 1,1
		2		200	_	μs	Prog Bits 3,4 = 0,1
		2		300	_	μs	Prog Bits 3,4 = 1,0
		2	_	400	_	μs	Prog Bits 3,4 = 0,0

Note 1: See timing diagram for Horn Pattern (Figure 5-2).

2: T_{PCLK} and T_{IRON} are 100% production tested. All other AC parameters are verified by functional testing.

3: Typical values are for design information only.

Limits over the specified temperature range are not production tested, and are based on characterization 4: data.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: All limits specified for V_{DD} = 3V, V_{BST} = 4.2V and V_{SS} = 0V, Except where noted in the Electrical Characteristics.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Temperature Range	T _A	-10		+60	°C	
Storage Temperature Range	T _{STG}	-55	_	+125	°C	
Thermal Package Resistances						
Thermal Resistance, 16L-SOIC (150 mil.)	θ_{JA}		86.1	—	°C/W	

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TADLE Z-T.		
RE46C190 SOIC	Symbol	Function
1	V _{SS}	Connects to the negative supply voltage.
2	IRED	Provides a regulated and programmable pulsed current for the infrared emitter diode.
3	V _{DD}	Connects to the positive supply or battery voltage.
4	TEST	This input is used to invoke Test modes and the Timer mode. This input has an internal pull-down.
5	TEST2	Tests input for test and programming modes. This input has an internal pull-down.
6	IRP	Connects to the anode of the photo diode.
7	IRN	Connects to the cathode of the photo diode.
8	RLED	Open drain NMOS output, used to drive a visible LED. This pin provides load current for the low battery test and is a visual indicator for Alarm and Hush modes.
9	GLED	Open drain NMOS output used to drive a visible LED to provide visual indication of an Alarm Memory condition.
10	FEED	Usually connected to the feedback electrode through a current limiting resistor. If not used, this pin must be connected to V_{DD} or $V_{SS}.$
11	IRCAP	Used to charge and monitor the IRED capacitor.
12	IO	This bidirectional pin provides the capability to interconnect many detectors in a single system. This pin has an internal pull-down device and a charge dump device.
13	HB	This pin is connected to the metal electrode of a piezoelectric transducer.
14	HS	This pin is a complementary output to HB, connected to the ceramic electrode of the piezoelectric transducer.
15	V _{BST}	Boosted voltage produced by DC-DC converter.
16	LX	Open drain NMOS output, used to drive the boost converter inductor. The inductor should be connected from this pin to the positive supply through a low resistance path.

TABLE 2-1: PIN FUNCTION TABLE

I

I.

NOTES:

3.0 DEVICE DESCRIPTION

3.1 Standby Internal Timing

The internal oscillator is trimmed to $\pm 6\%$ tolerance. Once every 10 seconds, the boost converter is powered up, the IRcap is charged from V_{BST} and then the detection circuitry is active for 10 ms. Prior to completion of the 10 mS period, the IRED pulse is active for a user-programmable duration of 100 to 400 µs. During this IRED pulse, the photo diode current is integrated and then digitized. The result is compared to a limit value stored in EEPROM during calibration to determine the photo chamber status. If a smoke condition is present, the period to the next detection decreases and additional checks are made.

3.2 Smoke Detection Circuitry

The digitized photo amplifier integrator output is compared to the stored limit value at the conclusion of the IRED pulse period. The IRED drive is all internal, and both the period and current are user programmable. Three consecutive smoke detections will cause the device to go into Alarm and activate the horn and interconnect circuits. In Alarm, the horn is driven at the high-boost voltage level, which is regulated based on an internal voltage reference and therefore results in consistent audibility over battery life. RLED will turn on for 10 ms at a 2 Hz rate. In Local Alarm, the integration limit is internally decreased to provide alarm hysteresis. The integrator has three separate gain settings:

L

- · Normal and Hysteresis
- Reduced Sensitivity (HUSH)
- · High Gain for Chamber Test and Push-to-Test

There are four separate sets of integration limits (all user programmable):

- Normal Detection
- Hysteresis
- HUSH

г

Chamber Test and Push-to-Test modes

In addition, there are user selectable integrator gain settings to optimize detection levels (see Table 4-1).

3.3 Supervisory Tests

Once every 86 seconds, the status of the battery voltage is checked by enabling the boost converter for 10 ms and comparing a fraction of the V_{DD} voltage to an internal reference. In each period of 344 seconds, the battery voltage is checked four times. Three checks are unloaded and one check is performed with the RLED enabled, which provides a battery load. The High Boost mode is active only for the loaded low battery test. In addition, once every 43 seconds the chamber is activated and a High Gain mode and chamber test limits are internally selected. A check of the chamber is made by amplifying background reflections. The Low Boost mode is used for the chamber test.

If either the low battery test or the chamber test fails, the horn will pulse on for 10 ms every 43 seconds, and will continue to pulse until the failing condition passes. If two consecutive chamber tests fail, the horn will pulse on three times for 10 ms, separated by 330 ms every 43 seconds. Each of the two supervisory test audible indicators is separated by approximately 20 seconds.

As an option, a Low Battery Silence mode can be invoked. If a low battery condition exists and the TEST input is driven high, the RLED will turn on. If the TEST input is held for more than 0.5 second, the unit will enter the Push-to-test operation described in Section 3.4 "Push-to-Test Operation (PTT)". After the TEST input is driven low, the unit enters in Low Battery Hush mode and the 10 ms horn pulse is silenced for 8 hours. The activation of the test button will also initiate the 9 minute Reduced Sensitivity mode described in Section 3.6 "Reduced Sensitivity Mode". At the end of the 8 hours, the audible indication will resume if the low battery condition still exists.

3.4 Push-to-Test Operation (PTT)

If the TEST input pin is activated (V_{IH}), the smoke detection rate increases to once every 250 ms after one internal clock cycle. In Push-to-Test, the photo amplifier High Gain mode is selected and background reflections are used to simulate a smoke condition. After the required three consecutive detections, the device will go into a Local Alarm condition. When the TEST input is driven low (V_{IL}), the photo amplifier Normal Gain is selected, after one clock cycle. The detection rate continues at once every 250 ms until three consecutive No Smoke conditions are detected. At this point, the device returns to standby timing. In addition, after the TEST input goes low, the device enters the HUSH mode (see Section 3.6 "Reduced Sensitivity Mode").

3.5 Interconnect Operation

The bidirectional IO pin allows the interconnection of multiple detectors. In a Local Alarm condition, this pin is driven high (High Boost) immediately through a constant current source. Shorting this output to ground will not cause excessive current. The IO is ignored as input during a Local Alarm.

The IO pin also has an NMOS discharge device that is active for 1.3 seconds after the conclusion of any type of Local Alarm. This device helps to quickly discharge any capacitance associated with the interconnect line.

If a remote, active high signal is detected, the device goes into Remote Alarm and the horn will be active. RLED will be off, indicating a Remote Alarm condition. Internal protection circuitry allows the signaling unit to have a higher supply voltage than the signaled unit, without excessive current draw.

The interconnect input has a 336 ms nominal digital filter. This allows the interconnection to other types of alarms (carbon monoxide, for example) that may have a pulsed interconnect signal.

3.6 Reduced Sensitivity Mode

A Reduced Sensitivity or Hush mode is initiated by activating the TEST input (V_{IH}). If the TEST input is activated during a Local Alarm, the unit is immediately reset out of the alarm condition and the horn is silenced. When the TEST input is deactivated (V_{IL}), the device enters into a 9-minute nominal Hush mode. During this period, the HUSH integration limit is selected. The hush gain is user programmable. In Reduced Sensitivity mode, the RLED flashes for 10 ms every 10 seconds to indicate that the mode is active.

As an option, the Hush mode will be canceled if any of the following conditions exist:

- Reduced sensitivity threshold is exceeded (high smoke level)
- An interconnect alarm occurs
- TEST input is activated again

3.7 Local Alarm Memory

An Alarm Memory feature allows easy identification of any unit that had previously been in a Local Alarm condition. If a detector has entered a Local Alarm, when it exits that Local Alarm, the Alarm Memory latch is set. Initially the GLED can be used to visually identify any unit that had previously been in a Local Alarm condition. The GLED flashes three times spaced 1.3 seconds apart. This pattern will repeat every 43 seconds. The duration of the flash is 10 ms. In order to preserve battery power, this visual indication will stop after a period of 24 hours. The user will still be able to identify a unit with an active alarm memory by pressing the Push-to-Test button. When this button is active, the horn will chirp for 10 ms every 250 ms.

If the Alarm Memory condition is set, then any time the Push-to-Test button is pressed and released, the Alarm Memory latch is reset.

The initial 24-hour visual indication is not displayed if a low battery condition exists.

3.8 End of Life Indicator

As an option, after every 14 days of continuous operation, the device will read a stored age count from the EEPROM and increment this count. After 10 years of powered operation, an audible warning will occur indicating that the unit should be replaced. This indicator will be similar to the chamber test failure warning in that the horn will pulse on three times for 10 ms separated by 330 ms every 43 seconds. This indicator will be separated from the low battery indicator by approximately 20 seconds.

4.0 USER PROGRAMMING MODES

TABLE 4-1: PARAMETRIC PROGRAMMING

Parametric Pr	ogramming	Ra	inge	Resolution		
IRED Period		100-	400 µs	100 µs		
IRED Current Sink		50-2	00 mA	50 n	nA	
Low Battery Detection	on Voltage	2.1	-2.8V	100 r	mV	
Photo Detection Lim	its		Typical Maximun	n Input Current (nA)		
		100 µs	200 µs	300 µs	400 µs	
Normal/Hysteresis	GF = 1	58	29	19.4	14.5	
	GF = 2	29	14.5	9.6	7.2	
	GF = 3	14.5	7.2	4.8	3.6	
	GF = 4	7.2	3.6	2.4	1.8	
Hush	GF = 1	116	58	38.8	29	
	GF = 2	58	29	19.4	14.5	
	GF = 3	29	14.5	9.6	7.2	
	GF = 4	14.5	7.2	4.8	3.6	
Chamber Test	GF = 1	29	14.5	9.6	7.2	
-	GF = 2	14.5	7.2	4.8	3.6	
	GF = 3	7.2	3.6	2.4	1.8	
	GF = 4	3.6	1.8	1.2	0.9	

Note 1: GF is the user selectable Photo Integration Gain Factor. Once selected, it applies to all modes of operation. For example, if GF = 1 and integration time is selected to be 100 μs, the ranges will be as follows: Normal/Hysteresis = 58 nA, Hush = 116 nA, Chamber Test = 29 nA.

2: Nominal measurement resolution in each case will be 1/31 of the maximum input range.

3: The same current resolution and ranges applies to the limits.

TABLE 4-2: FEATURES PROGRAMMING

Features	Options		
Tone Select	Continuous or NFPA Tone		
10-Year End-of-life Indicator	Enable/Disable		
Photo Chamber Long-Term Drift Adjustment	Disable. The RE46C190 is not recommended for LTD applications. The RE46C191 should be used for LTD applications.		
Low Battery Hush	Enable/Disable		
Hush Options	Option 1: Hush mode is not canceled for any reason. If the test button is pushed during Hush, the unit reverts to Norma Sensitivity to test the unit, but when it comes out of test, resumes in Hush where it left off.		
	Option 2: The Hush mode is canceled if the Reduced Sensitivity threshold is exceeded (high smoke level), and if an external (interconnect alarm) is signaled. If the test button is pushed during Hush, after the test is executed, the Hush mode is terminated.		

L

L

L

4.1 Calibration and Programming Procedures

Eleven separate programming and test modes are available for user customization. To enter these modes, after power-up, TEST2 must be driven to V_{DD} and held at that level. The TEST input is then clocked to step through the modes. FEED and IO are reconfigured to become test mode inputs, while RLED, GLED and HB become test mode outputs. The test mode functions for each pin are outlined in Table 4-3.

When TEST2 is held at V_{DD} , TEST becomes a tri-state input with nominal input levels at V_{SS} , V_{DD} and V_{BST} . A TEST clock occurs whenever the TEST input switches from V_{SS} to V_{BST} . The TEST Data column represents the state of TEST when used as a data input, which would be either V_{SS} or V_{DD} . The TEST pin can therefore be used as both a clock, to change modes, and a data input, once a mode is set. Other pin functions are described in Section 4.2 "User Selections".

Mode	Description	TEST Clock	TEST Data	TEST2	FEED	ю	RLED	GLED	НВ
	V _{IH}	V _{BST}	V _{DD}	V _{DD}	V _{BST}	V _{DD}	—	_	—
	V _{IL}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	V _{SS}	-	-	—
Т0	Photo Gain Factor (2 bits)	0	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	Integ Time (2 bits)	0	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	IRED Current (2 bits)	0	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	Low Battery Trip (3 bits)	0	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	LTD Enable (1 bit) ⁽ 5 ⁾	0	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	Hush Option (1 bit)	0	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	LB Hush Enable (1 bit)	0	ProgData	V _{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	EOL Enable (1 bit)	0	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
	Tone Select (1 bit)	0	ProgData	V_{DD}	ProgCLK	ProgEn 14 bits	RLED	GLED	HB
T1	Norm Lim Set (5 bits) ⁽	1	not used	V _{DD}	CalCLK	LatchLim ⁽ 3)	Gamp	IntegOut	SmkComp ⁽ 1)
T2	Hyst Lim Set (5 bits) ⁽ 4 ⁾	2	not used	V _{DD}	CalCLK	LatchLim ⁽ 3)	Gamp	IntegOut	SmkComp ⁽ 1)
Т3	Hush Lim Set (5 bits) ⁽ 4 ⁾	3	not used	V _{DD}	CalCLK	LatchLim ⁽ 3)	Gamp	IntegOut	SmkComp ⁽¹⁾
T4	Ch Test Lim Set (5 bits) ⁽ 4 ⁾	4	not used	V _{DD}	CalCLK	LatchLim ⁽ 3)	Gamp	IntegOut	SmkComp ⁽¹⁾
T5	LTD Baseline (5 bits)	5	not used	V _{DD}	MeasEn	ProgEn 25 bits	Gamp	IntegOut	SmkComp ⁽¹⁾
T6	Serial Read/Write	6	ProgData	V _{DD}	ProgCLK	ProgEn	RLED	GLED	Serial Out
T7	Norm Lim Check	7	not used	V _{DD}	MeasEn	not used	Gamp	IntegOut	SCMP ⁽ 2)
T8	Hyst Lim Check	8	not used	V _{DD}	MeasEn	not used	Gamp	IntegOut	SCMP ⁽ 2)
Т9	Hush Lim Check	9	not used	V _{DD}	MeasEn	not used	Gamp	IntegOut	SCMP ⁽ 2)
T10	Ch Test Lim Check	10	not used	V_{DD}	MeasEn	not used	Gamp	IntegOut	SCMP ⁽ 2)
T11	Horn Test	11	not used	V_{DD}	FEED	HornEn	RLED	GLED	HB

1

Note 1: SmkComp (HB) – digital comparator output (high if Gamp < IntegOut; low if Gamp > IntegOut).

2: SCMP (HB) – digital output representing comparison of measurement value and associated limit. Signal is valid only after MeasEn has been asserted and measurement has been made. (SCMP high if measured value > limit; low if measured value < limit).</p>

3: LatchLim (IO) – digital input used to latch present state of limits (Gamp level) for later storage. T1-T4 limits are latched, but not stored until ProgEn is asserted in T5 mode.

4: Operating the circuit in this manner with nearly continuous IRED current for an extended period of time may result in undesired or excessive heating of the part. The duration of this step should be minimized.


5: The RE46C190 is not recommended for LTD applications. The RE46C191 should be used for LTD applications.

4.2 User Selections

Prior to smoke calibration, the user must program the functional options and parametric selections. This requires that 14 bits, representing selected values, be clocked in serially using TEST as a data input and FEED as a clock input and then be stored in the internal EEPROM.

The detailed steps are as follows:

 Power up with bias conditions as shown in Figure 4-1. At power-up TEST = TEST2 = FEED = IO = V_{SS}.





L

RE46C190

- 2. Drive TEST2 input from V_{SS} to V_{DD} and hold at V_{DD} through Step 5 below.
- 3. Using TEST as data and FEED as clock, shift in values as selected from Register 4-1.

Note: For test mode T0 only 14 bits (bits 25-38) will be loaded. For test mode T6 all 39 bits (bits 0-38), will be loaded.

REGISTER 4-1: CONFIGURATION AND CALIBRATION SETTINGS REGISTER

	W-x	W-x	W-x	W-x	W-x	W-x	W-x					
	TS	EOL	LBH	HUSH	LTD	LB0	LB1					
	bit 38						bit 3					
10/	10/	10/	10/	14/	10/	14/	14/					
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x					
LB2	IRC1	IRC0	IT1	IT0	PAGF1	PAGF0	NL4					
bit 31							bit 2					
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x					
NL3	NL2	NL1	NL0	HYL4	HYL3	HYL2	HYL1					
bit 23	ł						bit 1					
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x					
HYL0	HUL4	HUL3	HUL2	HUL1	HUL0	CTL4	CTL3					
bit 15	110L4	TIOLS	TIOLZ	TIOLI	TIOLO	CTL4	bit					
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x					
CTL2	CTL1	CTL0	LTD4	LTD3	LTD2	LTD1	LTD0					
bit 7 Legend:							bit					
R = Readab	le hit	W = Writable	bit	II = Unimple	mented bit, rea	d as '0'						
-n = Value a		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown					
				<u> </u>								
bit 38		TS: Tone Select bit										
	1 = Temporal Horn Pattern 0 = Continuous Horn Pattern											
h:+ 07												
bit 37	EOL: End of Life Enable bit											
	1 = Enable 0 = Disable											
bit 36	LBH: Low Ba	LBH: Low Battery Hush Enable bit										
	1 = Enable 0 = Disable											
bit 35	HUSH: Hush	Option bit										
	(as desc	ribed above)	ke level, interco	onnect alarm or	second push o	of TEST button						
h:+ 04	0 = Never C		a h:t									
bit 34	-	erm Drift Enabl		for LTD opplie	ations The Dr		d ha usad f					
	 1 = The RE46C190 is not recommended for LTD applications. The RE46C191 should be used for LTD applications. This bit must be set to 0. 0 = Disable 											

REGISTER 4-	1: CONFIGURATION AND CALIBRATION SETTINGS REGISTER (CONTINUED)
bit 33-31	LB<0:2>: Low Battery Trip Point bits 000 = 2.1V 001 = 2.5V 010 = 2.3V 011 = 2.7V 100 = 2.2V 101 = 2.6V 110 = 2.4V 111 = 2.8V
bit 30-29	IRC<1:0>: IRED Current bits 00 = 50 mA 01 = 100 mA 10 = 150 mA 11 = 200 mA
bit 28-27	IT<1:0>: Integration Time bits 00 = 400 μs 01 = 300 μs 10 = 200 μs 11 = 100 μs
bit 26-25	PAGF<1:0>: Photo Amplifier Gain Factor bits 00 = 1 01 = 2 10 = 3 11 = 4
bit 24-20	NL<4:0>: Normal Limits bits (Section 3.2 "Smoke Detection Circuitry") 00000 = 0 00001 = 1 • • 11110 = 30 11111 = 31
bit 19-15	HYL<4:0>: Hysteresis Limits bits (Section 3.2 "Smoke Detection Circuitry") 00000 = 0 00001 = 1 • • 11110 = 30 11111 = 31
bit 14-10	HUL<4:0>: Hush Limits bits (Section 3.6 "Reduced Sensitivity Mode") 00000 = 0 00001 = 1 • • 11110 = 30 11111 = 31

L

REGISTER 4-1: CONFIGURATION AND CALIBRATION SETTINGS REGISTER (CONTINUED)

bit 9-5 CTL<4:0>: Chamber Test Limits bits (Section 3.3 "Supervisory Tests") 00000 = 000001 = 1 11110 = 30 11111 = 31 bit 4-0 LTD<4:0>: Long Term Drift Sample bits 00000 = 000001 = 1 11110 = 3011111 = 31 The minimum pulse width for FEED is 10 μ s, while the 4. minimum pulse width for TEST is 100 µs. For example, the sequence for the following options would be: 5. data - 0 0 0 1 1 0 0 0 1 0 0 0 0 1 reentered. bit - 25 26 27 28 29 30 31 32 33 34 35 36 37 38 Photo Amp Gain Factor = 1

= 200 µs

= 100 mA = 2.2V


= Never Cancel

= Temporal

Long Term Drift, Low Battery Hush and EOL are all

4. After shifting in data, pull IO input to V_{DD} , then V_{SS} (minimum pulse width of 10 ms) to store shift register contents into the memory.

 If any changes are required, power down the part and return to Step 1. All bit values must be reentered.





Integration Time

Low Battery Trip

IRED Current

disabled Hush Option

Tone Select

Timing Diagram for Mode T0.

As an alternative to Figure 4-1, Figure 4-3 can be used to program while in the application circuit. Note that in addition to the five programming supplies, connections to V_{SS} are needed at TP1 and TP2.




FIGURE 4-3: Circuit for Programming in the Typical Application.

L

4.3 Smoke Calibration


A separate calibration mode is entered for each measurement mode (Normal, Hysteresis, Hush and Chamber Test) so that independent limits can be set for each. In all calibration modes, the integrator output can be accessed at the GLED output.

The Gamp output voltage, which represents the smoke detection level, can be accessed at the RLED output. The SmkComp output voltage is the result of the comparison of Gamp with the integrator output and can be accessed at HB. The FEED input can be clocked to step up the smoke detection level at RLED. Once the desired smoke threshold is reached, the TEST input is pulsed low to high to store the result.

The procedure is described in the following steps:

- 1. Power-up with the bias conditions shown in Figure 4-1.
- 2. Drive TEST2 input from V_{SS} to V_{DD} to enter the Programming mode. TEST2 should remain at V_{DD} through Step 7.
- 3. Apply a clock pulse to the TEST input to enter in T1 mode. This initiates the calibration mode for Normal Limits setting. The Integrator output sawtooth should appear at GLED and the smoke detection level at RLED. Clock FEED to increase the smoke detection level as needed. Once the desired smoke threshold is reached, the IO input is pulsed low to high to enter the result. See typical waveforms in Figure 4-4. Operating the circuit in this manner, with nearly continuous IRED current for an extended period of time, may result in undesired or excessive heating of the part. The duration of this step should be minimized.
- 4. Apply a second clock pulse to the TEST input to enter in T2 mode. This initiates the calibration mode for Hysteresis Limits. Clock FEED as in Step 3 and apply pulse to IO, once the desired level is reached. Operating the circuit in this manner, with nearly continuous IRED current for an extended period of time, may result in undesired or excessive heating of the part. The duration of this step should be minimized.

- 5. Apply a clock pulse to the TEST input again to enter in T3 mode and initiate calibration for Hush Limits. Clock FEED as in the previous steps and apply a pulse to IO once the desired level is reached. Operating the circuit in this manner, with nearly continuous IRED current for an extended period of time, may result in undesired or excessive heating of the part. The duration of this step should be minimized.
- 6. Apply a clock pulse to the TEST input a fourth time to enter in T4 mode and initiate the calibration for Chamber Test Limits. Clock FEED and apply pulse to IO once desired level is reached. Operating the circuit in this manner, with nearly continuous IRED current for an extended period of time, may result in undesired or excessive heating of the part. The duration of this step should be minimized.
- 7. Apply a clock pulse to the TEST input a fifth time to enter in T5 mode. After limits have been set, pulse IO to store all results in memory. Before this step, no limits are stored in memory. With LTD disabled, the LTD baseline measurement does not have to be made before pulsing IO high to store test limits in memory.



I.

4.4 Serial Read/Write

As an alternative to the steps in **Section 4.3 "Smoke Calibration**", if the system has been wellcharacterized, the limits and baseline can be entered directly from a serial read/write calibration mode.

To enter this mode, follow these steps:

- 1. Set up the application as shown in Figure 4-1.
- 2. Drive TEST2 input from V_{SS} to V_{DD} to enter in Programming mode. TEST2 should remain at V_{DD} until all data has been entered.
- Clock the TEST input to mode T6 (High = V_{BST}, Low = V_{SS}, 6 clocks). This enables the serial read/write mode.
- 4. TEST now acts as a data input (High = V_{DD} , Low = V_{SS}). FEED acts as the clock input (High = V_{BST} , Low = V_{SS}). Clock in the limits, LTD baseline, functional and parametric options. The data sequence should be as follows:
- 5 bit LTD sample (LSB first)
- 5 bit Chamber Test Limits (LSB first)
- 5 bit Hush Limits (LSB first)
- 5 bit Hysteresis Limits (LSB first),
- 5 bit Normal Limits (LSB first)

- The data sequence follows the pattern described in Register 4-1:
 - 2 bit Photo Amp Gain Factor
 - 2 bit Integration Time
 - 2 bit IRED current
 - 3 bit Low Battery Trip Point
 - 1 bit Long-Term Drift Enable (set to 0)
 - 1 bit Hush Option
 - 1 bit Low Battery Hush Enable
 - 1 bit EOL enable
 - 1 bit Tone Select

A serial data output is available at HB.

5. After all 39 bits have been entered, pulse IO to store into the EEPROM memory.

	Voo
TEST2	V _{SS}
TEST	V _{BST}
	_→
Ν	din Tsetup2 = 2 μs Min PW3 = 100 μs Min T2 = 120 μs
	V _{BST}
FEED	
	→
	Min Tsetup1 = 1 µs Min Thold1 = 1 µs Min PW1 = 10 µs Min T1 = 20 µs
10	V _{DD}
10	V _{SS}
	Min PW2 = 10 ms

I



Timing Diagram for Mode T6.


4.5 Limits Verification

L

After all limits have been entered and stored into the memory, additional test modes are available to verify if the limits are functioning as expected. Table 4-4 describes several verification tests.

TABLE 4-4: LIMITS VERIFICATION DESCRIPTION

Limit	Test Description
Normal Limits	Clock TEST to Mode T7 (7 clocks). With appropriate smoke level in chamber, pull FEED to V_{DD} and hold for at least 1 ms. The HB output will indicate the detection status (High = smoke detected).
Hysteresis Limits	Clock TEST to Mode T8 (8 clocks). Pulse FEED and monitor HB as in Normal Limits case.
Hush Limits	Clock TEST to Mode T9 (9 clocks). Pulse FEED and monitor HB.
Chamber Test Limits	Clock TEST to Mode T10 (10 clocks). Pulse FEED and monitor HB.



L

4.6 Horn Test

The last test mode allows the horn to be enabled indefinitely for audibility testing. To enter this mode, clock TEST to Mode T11 (11 clocks). The IO pin is configured as horn enable.

TEST2	V _{DD} V _{SS}	
TEST	V_{BST} V_{SS} $-4 \models -4 \models$	
	Min Tsetup2 = 2 μ s Min PW3 = 100 μ s Min T2 = 120 μ s	
Ю	V _{DD}	
	V _{SS}	Horn Enabled
FIGUR	E 4-7: Timing Diagram for Mode T11.	

DS20002271C-page 26

5.0 APPLICATION NOTES

5.1 Standby Current Calculation and Battery Life

The supply current shown in the DC Electrical Characteristics table is only one component of the average standby current and, in most cases, can be a small fraction of the total, because power consumption generally occurs in relatively infrequent bursts and depends on many external factors. These include the values selected for IRED current and integration time, the V_{BST} and IR capacitor sizes and leakages, the V_{BAT} level, and the magnitude of any external resistances that will adversely affect the boost converter efficiency.

A calculation of the standby current for the battery life is shown in Table 5-1, based on the following parameters:

V _{BAT}	=	3
V _{BST1}	=	3.6
V _{BST2}	=	9
Boost capacitor size	=	4.70E-06
Boost Efficiency	=	8.50E-01
IRED on time	=	2.000E-04
IRED Current	=	1.000E-01

I _{DD} Component	Voltage (V)	Current (A)	Duration (s)	Energy (J)	Period (s)	Average Power (W)	I _{BAT} Contribution (A)	Ι _{ΒΑΤ} (μΑ)
Fixed I _{DD}	3	1.00E-06	_	_	_	3.00E-06	1.00E-06	1.0
Photo Detection Curre	nt							
Chamber test (excluding IR drive)	3.6	1.00E-03	1.00E-02	3.60E-05	43	9.85E-07	3.28E-07	0.3
IR drive during Chamber Test	3.6	0.10	2.00E-04	7.20E-05	43	1.97E-06	6.57E-07	0.7
Smoke Detection (excluding IR drive)	3.6	1.00E-03	1.00E-02	3.60E-05	10.75	3.94E-06	1.31E-06	1.3
IR drive during Smoke Detection	3.6	0.10	2.00E-04	7.20E-05	10.75	7.88E-06	2.63E-06	2.6
Low Battery Check Cu	rrent							
Loaded Test								
Load	9	2.00E-02	1.00E-02	1.80E-03	344	6.16E-06	2.05E-06	2.1
Boost	V_{BST1} to V_{BST2}	_	_	6.85E-05	344	2.34E-07	7.81E-08	0.1
Unloaded Test								
Load	3.6	1.00E-04	1.00E-02	3.60E-06	43	9.85E-08	3.28E-08	0.0
						Total	8.09E-06	8.1

TABLE 5-1:STANDBY CURRENT CALCULATION

The following paragraphs explain the components in Table 5-1 and the calculations in the example.

5.1.1 FIXED I_{DD}

L

L

The I_{DD} is the Supply Current shown in the DC Electrical Characteristics table.

5.1.2 PHOTO DETECTION CURRENT

Photo Detection Current is the current draw due to the smoke test every 10.75 seconds and the chamber test every 43 seconds. The current for both the IR diode and the internal measurement circuitry comes primarily from V_{BST} , so the average current must be scaled for both on-time and boost voltage.

The contribution to I_{BAT} is determined by first calculating the energy consumed by each component, given its duration. An average power is then calculated based on the period of the event and the boost converter efficiency (assumed to be 85% in this case). An I_{BAT} contribution is then calculated based on this average power and the given V_{BAT} . For example, the IR drive contribution during chamber test is detailed in Equation 5-1:

EQUATION 5-1:

$$\frac{3.6V \times 0.1A \times 200\,\mu s}{43s \times 0.85 \times 3V} = 0.657\,\mu A$$

5.1.3 LOW BATTERY CHECK CURRENT

The Low Battery Check Current is the current required for the low battery test. It includes both the loaded (RLED on) and unloaded (RLED off) tests. The boost component of the loaded test represents the cost of charging the boost capacitor to the higher voltage level. This has a fixed cost for every loaded check, because the capacitor is gradually discharged during subsequent operations and the energy is generally not recovered. The other calculations are similar to those shown in Equation 5-1. The unloaded test has a minimal contribution because it involves only some internal reference and comparator circuitry.

5.1.4 BATTERY LIFE

When estimating the battery life, several additional factors must be considered. These include battery resistance, battery self discharge rate, capacitor leakages and the effect of the operating temperature on all of these characteristics. Some number of false alarms and user tests should also be included in any calculation.

For 10-year applications, a 3V spiral wound lithium manganese dioxide battery with a laser seal is recommended. These can be found with capacities of 1400 to 1600 mAh.

5.1.5 FUNCTIONAL TIMING DIAGRAMS




FIGURE 5-1: RE46C190 Timing Diagram – Standby, No Alarm, Low Supply Test Failure and Chamber Test Failure.

L





FIGURE 5-2: RE46C190 Timing Diagram – Local Alarm with Temporal Horn Pattern, Local Alarm with International Horn Pattern, Interconnect as Input with Temporal Horn Pattern and Interconnect as Input with International Horn Pattern.




L


NOTES:

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

16-Lead SOIC (.150")






Legend	Ad: XXX Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (e3) Pb-free JEDEC designator for Matte Tin (Sn) * This package is Pb-free. The Pb-free JEDEC designator can be found on the outer packaging for this package.	Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3))
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

I.

16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-108C Sheet 1 of 2

16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	MILLIMETERS				
Dimension Lir	nits	MIN	NOM	MAX	
Number of Pins	N		16		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1	3.90 BSC			
Overall Length	D		9.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.10	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-108C Sheet 2 of 2

16-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width	X			0.60
Contact Pad Length	Y			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2108A

APPENDIX A: REVISION HISTORY

Revision C (July 2018)

The following is the list of modifications:

- Updated the AC Electrical Characteristics table.
- Updated Table 4-2.

L

- Added Note 5 in Table 4-3.
- Updated Register 4-1.
- Updated Section 4.3 "Smoke Calibration".
- Updated Section 4.4 "Serial Read/Write".

Revision B (December 2016)

The following is the list of modifications:

- Updated Section 3.0 "Device Description".
- Updated Section 6.1 "Package Marking Information".
- Minor typographical corrections.

Revision A (December 2010)

• Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X X Device Package Numl of Pin		Ex a) b)	amples: RE46C190S16F: RE46C190S16TF:	16LD SOIC Package, Lead Free 16LD SOIC Package, Tape and Reel,
Device: RE46C1 RE46C1				Lead Free
Package: S	Small Plastic Outline - Narrow, 3.90 mm Body, 16-Lead (SOIC)			

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-3323-1

© 2010-2018 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

> Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

China - Zhuhai

Tel: 86-756-3210040