4720B/4720BX

256-BIT RANDOM ACCESS MEMORY WITH 3-STATE OUTPUT


DESCRIPTION — The 4720B/4720BX is a 256-Bit Random Access Memory with 3-State Outputs. It has a Data Input (D), eight Address inputs (A₀-A₇), an active HIGH Write Enable Input (WE), an active LOW Chip Select Input ($\overline{\text{CS}}$), an active HIGH 3-State Output (Q) and an active LOW 3-State Output ($\overline{\text{Q}}$). Information on the Data Input (D) is written into the memory location selected by the Address Inputs (A₀-A₇) when the Chip Select Input ($\overline{\text{CS}}$) is LOW and the Write Enable Input (WE) is HIGH. Under these conditions, the device is transparent, i.e., the data input is reflected at the True and Complementary Outputs (Q, $\overline{\text{Q}}$). Information is read from the memory location selected by the Address Inputs (A₀-A₇) while the Chip Select ($\overline{\text{CS}}$) and the Write Enable (WE) Inputs are LOW. The Q Output is the information written into the memory, $\overline{\text{Q}}$ is its complement. When the Chip Select Input ($\overline{\text{CS}}$) is HIGH, both outputs (Q, $\overline{\text{Q}}$) are held in the high impedance OFF state. This allows other 3-State outputs to be wired together in a bus arrangement. The 4720B/4720BX offers fully static operation.


The 4720B is specified to operate over a power supply voltage range of 4.5 to 12.5 V. The 4720BX is specified to operate over a power supply voltage range of 3 to 15 V.

- 3-STATE OUTPUTS
- ORGANIZATION 256 WORDS X 1-BIT
- ON-CHIP DECODING
- TRUE AND COMPLEMENT OUTPUTS AVAILABLE
- FULLY STATIC
- LOW POWER DISSIPATION
- HIGH SPEED
- TYPICAL HOLDING VOLTAGE OF 1.5 V

MODE SELECTION

| CS | WE | a | ā | MODE | | |
|----|----|-----------------------------|--|---------|--|--|
| L | н | Data Written Into Memory | Complement of Data Written Into Memory | Write | | |
| L | Г | Data Written Into Memory | Complement of Data Written Into Memory | Read | | |
| н | х | High Impedance | High Impedance | Inhibit | | |





FAIRCHILD CMOS • 4720B/4720BX

DC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0$ V (See Note 1)

| | PARAMETER | | LIMITS | | | | | | | | | | | |
|-----------------|-----------------------------|----|-----------------------|-----|----------|------------------------|-----|-----|------------------------|-----|------|-------|-----------|--|
| SYMBOL | | | V _{DD} = 5 V | | | V _{DD} = 10 V | | | V _{DD} = 15 V | | | UNITS | TEMP | TEST CONDITIONS |
| | | | MiN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |] | | |
| lozн | Output OFF Current, HIGH | хс | | | | | | | | | 1.6 | μА | MIN, 25°C | Output Returned |
| | | | | | | | | | | | 12 | | MAX | |
| | | хм | | | | | | | | | 0.4 | | MIN, 25°C | |
| | | | | | | | | | | | 12 | | MAX | |
| lozL | Output OFF Current, LOW | хс | | | | | | | | | -1.6 | | MIN, 25°C | |
| | | | | |] | | | | | | -12 | | MAX | Output Returned |
| | | | | | | | | | | | -0.4 | μΑ | MIN, 25°C | to V _{SS} , CS = V _{DD} |
| | | | | | <u> </u> | | | | | | -12 | | MAX | |
| l _{DD} | Quiescent | хс | | | 20 | | | 40 | | | 80 | μА | MIN, 25°C | |
| | Power | | | | 150 | | | 300 | | | 600 | | MAX | All inputs at |
| | Supply | хм | | | 5 | | | 10 | | | 20 | μΑ | MIN, 25°C | 0 V or V _{DD} |
| | Current | | | | 150 | | | 300 | | | 600 | | MAX | |

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V_{DD} as shown, V_{SS} = 0 V, T_{A} = 25°C (See Note 2)


| SYMBOL | | | | | UNITS | TEST CONDITIONS | | | | | | |
|-------------------|----------------------------|-----------------------|-----|----------|----------|-----------------|------------------------|-----|-----|------------------------|----|---|
| | PARAMETER | V _{DD} = 5 V | | | | | V _{DD} = 10 V | | | V _{DD} = 15 V | | |
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | 1 | |
| | READ MODE | | Ī | | | | | | | | | |
| ^t PLH | Propagation Delay, | | 250 | 500 | | 95 | 190 | | 68 | 136 | | |
| tPHL | Address to Output | 1 | 250 | 500 | | 95 | 190 | | 68 | 136 | ns | |
| tPZH | Enable Time, CS to Output | | 30 | 60 | | 15 | 30 | | 11 | 22 | ns | $(R_L = 1 k\Omega \text{ to V}_{SS})$ $(R_L = 1 k\Omega \text{ to V}_{DD})$ $(R_L = 1 k\Omega \text{ to V}_{SS})$ $(R_L = 1 k\Omega \text{ to V}_{DD})$ |
| ^t PZL | Enable Time, CS to Output | | 35 | 70 | | 17 | 34 | | 12 | 24 | | |
| ^t PHZ | Disable Time, CS to Output | | 25 | 50 | | 15 | 30 | | 11 | 22 | ns | |
| ^t PLZ | Disable Time, CS to Output | | 27 | 54 | | 16 | 32 | | 12 | 24 | | |
| ^t TLH | Output Transition Time | | 75 | 150 | | 35 | 70 | | 25 | 50 | ns | |
| ^t THL | | | 75 | 150 | <u> </u> | 35 | 70 | | 25 | 50 | | |
| | WRITE MODE | | | | | | - | | | | | |
| ^t PLH | Propagation Delay, | | 250 | 500 | | 100 | 200 | | 65 | 130 | | |
| ^t PHL | WE to Output | | 250 | 500 | | 100 | 200 | | 65 | 130 | ns | C _L = 50 pF, |
| | WRITE MODE | - | | | | | 1 | | | | | R _L = 200 kΩ |
| t _W WE | Minimum WE Pulse Width | 240 | 120 | ļ | 110 | 55 | | 80 | 40 | 1 | ns | Input Transition |
| t _s | Set-Up Time, D to WE | 80 | 40 | T | 38 | 19 | | 28 | 14 | | ns | Times ≤ 20 ns |
| th | Hold Time, D to WE | 40 | 20 | - | 22 | 11 | | 18 | 9 | | | |
| t _s | Set-Up Time, Address to WE | 260 | 130 | | 130 | 65 | | 90 | 45 | | 1 | |
| ^t h | Hold Time, Address to WE | 160 | 80 | | 80 | 40 | | 40 | 20 | | ns | |
| t _S | Set-Up Time, CS to WE | 60 | 30 | | 30 | 15 | | 20 | 10 | | | |
| th | Hold Time, CS to WE | 60 | 30 | | 30 | 15 | | 20 | 10 | | ns | |

NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
 Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- 3. All set-up (t_s) and hold (t_h) times are measured with minimum write enable pulse width (t_wWE) .


SWITCHING WAVEFORMS

READ MODE



CS TO OUTPUT ENABLE AND DISABLE TIMES

WRITE MODE



MINIMUM PULSE WIDTH FOR WE AND SET-UP AND HOLD TIMES, D TO WE, $\mathbf{A}_{\mathbf{n}}$ TO WE, AND $\overline{\mathbf{CS}}$ TO WE

Note: Set-up and Hold Times are shown as positive values but may be specified as negative values.