To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics product is not intended without the prior written consent of Renesas Electronics. Renesas Electronics are product for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

R1LP0408C-I Series

Wide Temperature Range Version 4M SRAM (512-kword \times 8-bit)

REJ03C0067-0200Z Rev. 2.00 May.26.2004

Description

The R1LP0408C-I is a 4-Mbit static RAM organized 512-kword × 8-bit. R1LP0408C-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). The R1LP0408C-I Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has packaged in 32-pin SOP, 32-pin TSOP II.

Features

- Single 5 V supply: $5 V \pm 10\%$
- Access time: 55/70 ns (max)
- Power dissipation:
 - Active: 10 mW/MHz (typ)
 - Standby: 4 µW (typ)
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 - Three state output
- Directly TTL compatible.
- All inputs and outputs
- Battery backup operation.
- Operating temperature: -40 to +85°C



Ordering Information

Туре No.	Access time	Package
R1LP0408CSP-5SI	55 ns	525-mil 32-pin plastic SOP (32P2M-A)
R1LP0408CSP-7LI	70 ns	—
R1LP0408CSB-5SI	55 ns	400-mil 32-pin plastic TSOP II (32P3Y-H)
R1LP0408CSB-7LI	70 ns	—
R1LP0408CSC-5SI	55 ns	400-mil 32-pin plastic TSOP II reverse (32P3Y-J)
R1LP0408CSC-7LI	70 ns	



Pin Arrangement



Pin Description

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
CS# (CS)	Chip select
OE# (OE)	Output enable
WE# (WE)	Write enable
V _{CC}	Power supply
V _{SS}	Ground



Block Diagram





Operation Table

WE#	CS#	OE#	Mode	V _{CC} current	I/O0 to I/O7	Ref. cycle
×	Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	—
Н	L	Н	Output disable	I _{CC}	High-Z	_
Н	L	L	Read	I _{CC}	Dout	Read cycle
L	L	Н	Write	I _{CC}	Din	Write cycle (1)
L	L	L	Write	I _{CC}	Din	Write cycle (2)

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{\mbox{\scriptsize SS}}$	V _{CC}	–0.5 to +7.0	V
Terminal voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	V _T	-0.5^{*1} to V _{CC} + 0.3^{*2}	V
Power dissipation	P _T	0.7	W
Operating temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	–40 to +85	°C

Notes: 1. V_T min: -3.0 V for pulse half-width \leq 30 ns.

2. Maximum voltage is +7.0 V.

DC Operating Conditions

 $(Ta = -40 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	_	V _{CC} + 0.3	V
Input low voltage	V _{IL}	-0.3* ¹	_	0.8	V

Note: 1. V_{IL} min: -3.0 V for pulse half-width \leq 30 ns.

DC Characteristics

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage curr	rent		I _{LI}	_	_	1	μΑ	Vin = V_{SS} to V_{CC}
Output leakage cu	urrent		I _{LO}			1	μΑ	$\label{eq:cs} \begin{array}{l} CS\#=V_{IH} \text{ or } OE\#=V_{IH} \text{ or} \\ WE\#=V_{IL} \text{ or } V_{I/O}=V_{SS} \text{ to } V_{CC} \end{array}$
Operating current			I _{CC}		1.5* ¹	3	mA	$\label{eq:cs} \begin{split} CS\# &= V_{IL},\\ Others &= V_{IH} / \ V_{IL}, \ I_{I/O} = 0 \ mA \end{split}$
Average operating current			I _{CC1}	_	8* ¹	25	mA	
			I _{CC2}		2* ¹	5	mA	$\begin{array}{l} \mbox{Cycle time = 1 μs,} \\ \mbox{duty = 100\%,} \\ \mbox{I}_{I/O} = 0 \mbox{ mA, CS\# $\le 0.2 V,} \\ \mbox{V}_{IH} \ge \mbox{V}_{CC} - 0.2 \mbox{ V, } \mbox{V}_{IL} \le 0.2 \mbox{ V} \end{array}$
Standby current			I _{SB}	—	0.1* ¹	0.5	mA	$CS\# = V_{IH}$
Standby current	–5SI	to +85°C	I _{SB1}	—		10	μΑ	$Vin \geq 0 \text{ V}, \text{ CS\#} \geq V_{CC} - 0.2 \text{ V}$
		to +70°C	I _{SB1}	_	_	8	μΑ	
		to +40°C	I _{SB1}	_	1.0* ²	3	μΑ	
		to +25°C	I _{SB1}	—	0.8* ¹	3	μΑ	_
	–7LI	to +85°C	I _{SB1}	—	—	20	μΑ	_
		to +70°C	I _{SB1}	—		16	μΑ	
		to +40°C	I _{SB1}	_	1.0* ²	10	μΑ	-
to +25°C			I _{SB1}	_	0.8* ¹	10	μΑ	-
Output low voltage	e		V _{OL}	—		0.4	V	I _{OL} = 2.1 mA
Output high voltage	ge		V _{OH}	2.4		—	V	I _{OH} = -1.0 mA
			V _{OH2}	2.6			V	$I_{OH} = -0.1 \text{ mA}$

Notes: 1. Typical values are at V_{CC} = 5.0 V, Ta = +25°C and specified loading, and not guaranteed.

2. Typical values are at V_{CC} = 5.0 V, Ta = +40°C and specified loading, and not guaranteed.

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	_	_	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

(Ta = -40 to $+85^{\circ}$ C, V_{CC} = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.4 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate + C_L (50 pF) (R1LP0408C-5SI) 1 TTL Gate + C_L (100 pF) (R1LP0408C-7LI) (Including scope and jig)

Read Cycle

		R1LP0	0408C-I				
		-5SI		-7LI		_	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	55		70		ns	
Address access time	t _{AA}	_	55	_	70	ns	
Chip select access time	t _{CO}	_	55	_	70	ns	
Output enable to output valid	t _{OE}	_	25	_	35	ns	
Chip select to output in low-Z	t _{LZ}	10		10		ns	2
Output enable to output in low-Z	t _{OLZ}	5		5		ns	2
Chip deselect to output in high-Z	t _{HZ}	0	20	0	25	ns	1, 2
Output disable to output in high-Z	t _{OHZ}	0	20	0	25	ns	1, 2
Output hold from address change	t _{OH}	10		10		ns	



Write Cycle

		R1LP	0408C-I				
		-5SI		-7LI			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	55	_	70	_	ns	
Chip selection to end of write	t _{CW}	50		60		ns	4
Address setup time	t _{AS}	0		0	_	ns	5
Address valid to end of write	t _{AW}	50		60		ns	
Write pulse width	t _{WP}	40		50		ns	3, 12
Write recovery time	t _{WR}	0		0	_	ns	6
Write to output in high-Z	t _{WHZ}	0	20	0	25	ns	1, 2, 7
Data to write time overlap	t _{DW}	25		30	_	ns	
Data hold from write time	t _{DH}	0		0		ns	
Output active from end of write	t _{OW}	5		5		ns	2
Output disable to output in high-Z	t _{OHZ}	0	20	0	25	ns	1, 2, 7

Notes: 1. t_{HZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

- 2. This parameter is sampled and not 100% tested.
- 3. A write occurs during the overlap (t_{WP}) of a low CS# and a low WE#. A write begins at the later transition of CS# going low or WE# going low. A write ends at the earlier transition of CS# going high or WE# going high. t_{WP} is measured from the beginning of write to the end of write.
- 4. t_{CW} is measured from CS# going low to the end of write.
- 5. t_{AS} is measured from the address valid to the beginning of write.
- 6. t_{WR} is measured from the earlier of WE# or CS# going high to the end of write cycle.
- 7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 8. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE# transition, the output remain in a high impedance state.
- 9. Dout is the same phase of the write data of this write cycle.
- 10. Dout is the read data of next address.
- 11. If CS# is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 12. In the write cycle with OE# low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention. $t_{WP} \ge t_{DW}$ min + t_{WHZ} max



Timing Waveform

Read Timing Waveform (WE# = V_{IH})





Write Timing Waveform (1) (OE# Clock)







Write Timing Waveform (2) (OE# Low Fixed)

Low V_{CC} Data Retention Characteristics

 $(Ta = -40 \text{ to } +85^{\circ}C)$

Parameter V _{CC} for data retention			Symbol	Min	Тур	Мах	Unit	Test conditions* ³
			V_{DR}	2	_		V	$\label{eq:CS} CS\# \geq V_{CC} - 0.2 \ V, \ Vin \geq 0 \ V$
Data	-5SI	to +85°C	I _{CCDR}		_	10	μA	$V_{CC} = 3.0 \text{ V}, \text{ Vin} \ge 0 \text{ V}$
retention		to +70°C	I _{CCDR}		_	8	μΑ	$CS\# \geq V_{CC} - 0.2~V$
current		to +40°C	I _{CCDR}		1.0* ²	3	μΑ	-
		to +25°C	I _{CCDR}		0.8* ¹	3	μΑ	-
	–7LI	to +85°C	I _{CCDR}		_	20	μΑ	-
		to +70°C	I _{CCDR}		_	16	μA	-
		to +40°C	I _{CCDR}		1.0* ²	10	μΑ	-
		to +25°C	I _{CCDR}		0.8* ¹	10	μΑ	
Chip deselect to data retention time		t _{CDR}	0			ns	See retention waveform	
Operation recovery time		t _R	t _{RC} *4	·		ns	-	

Notes: 1. Typical values are at V_{CC} = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.

2. Typical values are at V_{CC} = 3.0 V, Ta = +40°C and specified loading, and not guaranteed.

3. CS# controls address buffer, WE# buffer, OE# buffer, and Din buffer. In data retention mode, Vin levels (address, WE#, OE#, I/O) can be in the high impedance state.

4. t_{RC} = read cycle time.

Low V_{CC} Data Retention Timing Waveform (CS# Controlled)



Revision History

R1LP0408C-I Series Data Sheet

Rev.	Date	Contents of Modification							
		Page	Description						
1.00	Aug.01.2003	_	Initial issue						
2.00	May.26.2004	6	DC characteristics -5SI and -7LI items' description are divided.						
		12	Low V _{CC} Data Retention Characteristics -5SI and -7LI items' description are divided.						
		12	Low V _{CC} Data Retention Timing Waveform 2.4 V to 2.2 V						

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. vintual tradications or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for underside for manufactured for use in a device or system that i

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
- a mode products of country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com



Selection Guide Low Power SRAM





2010.11

About Renesas Electronics Corporation

Renesas Electronics Corporation (TSE: 6723), the world's number one supplier of microcontrollers, is a premier supplier of advanced semiconductor solutions including microcontrollers, SoC solutions and a broad range of analog and power devices as well as memory products. Business operations began as Renesas Electronics in April 2010 through the integration of NEC Electronics Corporation (TSE:6723) and Renesas Technology Corp., with operations spanning research, development, design and manufacturing for a wide range of applications. Headquartered in Japan, Renesas Electronics has subsidiaries in 20 countries worldwide. More information can be found at www.renesas.com.

Welcome to the Low Power SRAM product lineup

Renesas memory delivers superior reliability achieved through exclusive advanced technology. An extensive line-up of memory products is available to meet the diverse functional requirements of our customers, covering not only Low Power SRAM, but also QDRII, QDRII+, DDRII & DDRII+ High Speed SRAM and a wide range of serial/parallel EEPROM.

Roadmap

Low Pow	ver SRAM	2010	2011	2012	2013	2014	2015	Status
	256 kbit	3 V/5 V x8 0.6 j	um	0.15 µm Adv	vanced			in MP MP Advanced Version from Q2'11
Low	1 Mhit	3V x8 0.25 µm	1	0.15 µm Adv	vanced			in MP MP Advanced Version from Q1'11
LOW		5V x8 0.25 µm	1	0.15 µm Adv	vanced			in MP
	2 Mbit	3V x8/x16 0.2	5µm	0.15 µm Adv	vanced			in MP MP Advanced Version from Q2'11
		3 V x8/x16		0.15 µm Adv	vanced			in MP
		5 V x8		0.18µm				in MP
Midule	9 Mhit	3V x8/x16		0.15 µm Adv	vanced			in MP
		5 V x8/x16		0.18µm				in MP
	16 Mbit	3V x8/x16		0.13 µm CM	OS			in MP
High	16 Mbit	3V x8/x16		0.15 µm Adv	vanced			in MP
-riigii -	32 Mbit	3 V x8/x16		0.15 µm Adv	vanced			in MP
	64 Mbit	3 V x8/x16		0.15 µm Adv	vanced			in MP

- Widest product line-up from 256 kbit 64 Mbit
- Long term and stable support
- · Highest quality due to Renesas core advanced technology
- Easy switch to higher density in the same package
- \bullet In house R &D and Fabs



Renesas offers the best quality – our biggest strength

Our advanced technology achieves outstanding results:

- High reliability
- Smaller die size
- Latch-up free
- Soft-error free

SRAM = 6 Transistors	Transistor 1	Transistor 2	Transistor 3	
90 mm process.	Transistor 4	Transistor 5	Transistor 6	

Process itself is smaller but Transistors are bigger, as they need to store a big amount of charge.

Transi	stor 1	Transistor 2			
	Capacitor	Capacitor			
Transi	istor 3	Transistor 4			

Renesas 150 nm process:

Cell of Renesas core advanced technology, about half the size of full CMOS.

How did we achieve such high quality?

Renesas uses TFT MOSFETs instead of planar MOSFETs. Additionally in the devices, a large amount of charge is stored in two capacitors which subsequently increases the capacitance of the TFTs. These capacitors are positioned above the TFTs, in turn shielding the transistors from alpha and neutron radiation. Together this makes Renesas' SRAM cells latch-up free and enables the lowest soft-error rate in the industry.

We are proud to confirm...

Soft Error Rate of our advanced technology has been tested and confirmed to be less than 100FIT/device.



Package Lineup for Renesas Low Power SRAM



Renesas provides six kinds of packages, which are upwards compatible, making it easy to expand density without changing the PCB.

Low Power SRAM Part Numbering System



Useful Links

Datasheet

http://www.renesas.eu/products/memory/low_power_sram/lpsram_root.jsp

Advanced 0.15 µm Technology

http://www.renesas.eu/products/memory/low_power_sram/child_folder/lpsram_supersram.jsp

Technical update

http://www.renesas.eu/products/memory/low_power_sram/Technical_Update.jsp

Franchised distributors

http://www.renesas.eu/support/purchasing_info/purchasing_info.jsp?title=European%2520Distributors



.....



Product List

Capacity	Configuration	Part Name	Suffix	Package	Access Time (ns)	Process	Voltage	Temperature	Comments
256 kbit	32 k x 8	R1LP5256ESP-5SR R1LP5256ESP-7SR R1LP5256ESA-5SR R1LP5256ESA-7SR	#B0#S0	SOP(28) SOP(28) TSOP(28) TSOP(28)	55 70	0.15 µm	4.5 V to 5.5 V	0 to 70°C	Mass production from Q2'11
	32 k x 8	R1LP5256ESP-5SI R1LP5256ESP-7SI R1LP5256ESA-5SI R1LP5256ESA-7SI	#B0#S0	SOP(28) SOP(28) TSOP(28) TSOP(28)	55 70	0.15 µm	4.5 V to 5.5 V	-40 to 85°C	Mass production from Q2'11
	32 k x 8	R1LV5256ESP-5SR R1LV5256ESP-7SR R1LV5256ESA-5SR R1LV5256ESA-7SR	#B0#S0	SOP(28) SOP(28) TSOP(28) TSOP(28)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70°C	Mass production from Q2'11
	32 k x 8	R1LV5256ESP-5SI R1LV5256ESP-7SI R1LV5256ESA-5SI R1LV5256ESA-7SI	#B0#S0	SOP(28) SOP(28) TSOP(28) TSOP(28)	55 70	0.15 µm	2.7 V to 3.6 V	-40 to 85°C	Mass production from Q2'11
1 Mbit	128 k x 8	R1LP0108ESP-5SR R1LP0108ESP-7SR R1LP0108ESF-5SR R1LP0108ESF-7SR R1LP0108ESR-5SR R1LP0108ESR-7SR R1LP0108ESA-5SR R1LP0108ESA-7SR	#B0#S0	SOP(32) SOP(32) TSOP(32) rev.TSOP(32) rev.TSOP(32) sTSOP(32) sTSOP(32)	55 70	0.15 µm	4.5 V to 5.5 V	0 to 70°C	
	128 k x 8	R1LP0108ESP-5SI R1LP0108ESP-7SI R1LP0108ESF-5SI R1LP0108ESF-7SI R1LP0108ESR-5SI R1LP0108ESR-7SI R1LP0108ESA-5SI R1LP0108ESA-7SI	#B0#S0	SOP(32) SOP(32) TSOP(32) TSOP(32) rev.TSOP(32) rev.TSOP(32) sTSOP(32) sTSOP(32)	55 70	0.15 µm	4.5 V to 5.5 V	-40 to 85°C	
	128 k x 8	R1LV0108ESP-5SR R1LV0108ESP-7SR R1LV0108ESF-5SR R1LV0108ESF-7SR R1LV0108ESA-5SR R1LV0108ESA-5SR R1LV0108ESA-7SR	#B0#S0	SOP(32) SOP(32) TSOP(32) TSOP(32) sTSOP(32) sTSOP(32) sTSOP(32)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70°C	Mass production from Q1'11
	128 k x 8	R1LV0108ESP-5SI R1LV0108ESP-7SI R1LV0108ESF-5SI R1LV0108ESF-7SI R1LV0108ESA-5SI R1LV0108ESA-7SI	#B0#S0	SOP(32) SOP(32) TSOP(32) TSOP(32) sTSOP(32) sTSOP(32)	55 70	0.15 µm	2.7 V to 3.6 V	-40 to 85°C	Mass production from Q1'11
2 Mihita	256 k x 8	R1LV0208BSA-5SI R1LV0208BSA-7SI	#B0#S0	sTSOP(32)	55 70	0.15 µm	2.7 V to 3.6 V	-40 to 85 °C	Mass production from Q2'11
	128 k x 16	R1LV0216BSB-5SI R1LV0216BSB-7SI	#B0#S0	TSOP(44)	55 70	0.15µm	2.7 V to 3.6 V	-40 to 85 °C	Mass production from Q2'11
4 Mbit	512 k x 8	R1LP0408CSP-5SC R1LP0408CSP-7LC R1LP0408CSB-5SC R1LP0408CSB-7LC R1LP0408CSC-5SC R1LP0408CSC-7LC	# B0 # S0 # D0 # S0 # D0 # S0	SOP(32) SOP(32) TSOP(32) TSOP(32) rev.TSOP(32) rev.TSOP(32)	55 70	0.18 µm	4.5 V to 5.5 V	-20 to 70 °C	
	512 k x 8	R1LP0408CSP-5SI R1LP0408CSP-7LI R1LP0408CSB-5SI R1LP0408CSB-7LI R1LP0408CSC-5SI R1LP0408CSC-7LI	#B0#S0 #D0#S0 #D0#S0	SOP(32) SOP(32) TSOP(32) TSOP(32) rev.TSOP(32) rev.TSOP(32)	55 70	0.18µm	4.5V to 5.5V	-40 to 85 °C	
	512 k x 8	R1LV0408DSP-5SR R1LV0408DSP-7LR R1LV0408DSA-5SR R1LV0408DSA-7LR R1LV0408DSB-5SR R1LV0408DSB-5SR R1LV0408DSB-7LR	#B0#S0 #B0#S0 #B0#S0	SOP(32) SOP(32) sTSOP(32) sTSOP(32) TSOP(32) TSOP(32)	55 70	0.15µm	2.7 V to 3.6 V	0 to 70°C	
	512 k x 8	R1LV0408DSP-5SI R1LV0408DSP-7LI R1LV0408DSA-5SI R1LV0408DSA-7LI R1LV0408DSB-5SI R1LV0408DSB-7LI	#B0#S0 #B0#S0 #B0#S0	SOP(32) SOP(32) sTSOP(32) sTSOP(32) TSOP(32) TSOP(32) TSOP(32)	55 70	0.15µm	2.7 V to 3.6 V	-40 to 85 °C	

Capacity	Configuration	Part Name	Suffix	Package	Access Time (ns)	Process	Voltage	Temperature	Comments
4 Mbit	256 k x 16	R1LV0416DSB-5SR R1LV0416DSB-7LR	#B0#S0	TSOP(44)	55 70	0.15µm	2.7 V to 3.6 V	0 to 70 °C	2-chip select
	256 k x 16	R1LV0416DSB-5SI R1LV0416DSB-7LI	#B0#S0	TSOP(44)	55 70	0.15µm	2.7 V to 3.6 V	-40 to 85 °C	2-chip select
	256 k x 16	R1LV0416DBG-5SR R1LV0416DBG-7LR	#B0#S0	FBGA(48)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70 °C	2-chip select
	256 k x 16	R1LV0416DBG-5SI R1LV0416DBG-7LI	#B0#S0	FBGA(48)	55 70	0.15 µm	2.7 V to 3.6 V	-40 to 85 °C	2-chip select
	256 k x 16	R1LV0414DSB-5SR R1LV0414DSB-7LR	#B0#S0	TSOP(44)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70°C	1-chip select
	256 k x 16	R1LV0414DSB-5SI R1LV0414DSB-7LI	#B0#S0	TSOP(44)	55 70	0.15µm	2.7 V to 3.6 V	-40 to 85 °C	1-chip select
	1 M x 8	HM28100TTI5SE		TSOP(44)	55	0.18 µm	$5.0V\pm10\%$	-40 to 85 °C	former HM628100LTTI-5SL
	1 M x 8	R1LV0808ASB-5SI R1LV0808ASB-7SI	#B0#S0	TSOP(44)	55 70	0.15 µm	2.4 V to 3.6 V	-40 to 85 °C	
	1 M x 8/ 512 k x 16	R1LV0816ASD-5SI R1LV0816ASD-7SI	#B0#S0	µTSOP(52)	55 70	0.15 µm	2.4 V to 3.6 V	-40 to 85 °C	
	512 k x 16	HM216514TTI5SE		TSOP(44)	55	0.18µm	4.5 V to 5.5 V	-40 to 85 °C	former HM6216514LTTI-5SL
8 Mbit	1 M x 8/ 512 k x 16	R1LV0816ASA-5SI R1LV0816ASA-7SI	#B0#S0	TSOP(48) NEW	55 70	0.15µm	2.4 V to 3.6 V	-40 to 85 °C	
	512 k x 16	R1LV0816ASB-5SI R1LV0816ASB-7SI	#B0#S0	TSOP(44)	55 70	0.15 µm	2.4 V to 3.6 V	-40 to 85°C	
	512 k x 16	R1LV0816ABG-5SI R1LV0816ABG-7SI	#B0#S0	FBGA(48) FBGA(48)	55 70	0.15µm	2.4 V to 3.6 V	-40 to 85°C	
16 Mbit	2 M x 8/ 1 M x 16	R1LV1616RSD-7SR R1LV1616RSD-7SI	#B0#S0	µTSOP(52)	70 85	0.15 µm	2.7 V to 3.6 V	0 to 70 °C -40 to 85 °C	
	2 M x 8/ 1 M x 16	R1LV1616RSD-5SR R1LV1616RSD-5SI	#B0#S0	µTSOP(52)	55	0.15 µm	2.7 V to 3.6 V	0 to 70 °C -40 to 85 °C	
	2 M x 8/ 1 M x 16	R1LV1616RSA-5SR R1LV1616RSA-7SR R1LV1616RSA-5SI R1LV1616RSA-7SI	#B0#S0	TSOP(48)	55 70 85	0.15 µm	2.7 V to 3.6 V	0 to 70°C 0 to 70°C -40 to 85°C -40 to 85°C	
	2 M x 8/ 1 M x 16	R1LV1616HSA-4SI R1LV1616HSA-5SI	#B0#S0	TSOP(48)	45 55	0.13µm	2.7 V to 3.6 V	-40 to 85°C	
	1 M x 16	R1LV1616RBG-7SR R1LV1616RBG-7SI	#B0#S0	FBGA(48)	70 85	0.15 µm	2.7 V to 3.6 V	0 to 70 °C -40 to 85 °C	
	1 M x 16	R1LV1616RBG-5SR R1LV1616RBG-5SI	#B0#S0	FBGA(48)	55	0.15 µm	2.7 V to 3.6 V	0 to 70 °C -40 to 85 °C	
	1 M x 16	R1LV1616HBG-4SI R1LV1616HBG-5SI	#B0#S0	FBGA(48)	45 55	0.13µm	2.7 V to 3.6 V	-40 to 85°C	
32 Mbit (MCP)	2 M x 16	R1WV3216RBG-7SR R1WV3216RBG-7SI	#B0#S0	FBGA(48)	70 85	0.15µm	2.7 V to 3.6 V	0 to 70 °C -40 to 85 °C	
32 Mbit	4 M x 8/ 2 M x 16	R1LV3216RSA-5SR R1LV3216RSA-7SR R1LV3216RSA-5SI R1LV3216RSA-7SI	#B0#S0	TSOP(48)	55 70	0.15µm	2.7 V to 3.6 V	0 to 70°C 0 to 70°C -40 to 85°C -40 to 85°C	
	4 M x 8/ 2 M x 16	R1LV3216RSD-5SR R1LV3216RSD-7SR R1LV3216RSD-5SI R1LV3216RSD-7SI	#B0#S0	μTSOP(52)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70 °C 0 to 70 °C -40 to 85 °C -40 to 85 °C	
64 Mbit (MCP)	4 M x 16	R1WV6416RBG-5SR R1WV6416RBG-7SR R1WV6416RBG-5SI R1WV6416RBG-7SI	#B0#S0	FBGA(48)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70 °C 0 to 70 °C -40 to 85 °C -40 to 85 °C	
	8 M x 8/ 4 M x 16	R1WV6416RSA-5SR R1WV6416RSA-7SR R1WV6416RSA-5SI R1WV6416RSA-7SI	#B0#S0	TSOP(48)	55 70	0.15µm	2.7 V to 3.6 V	0 to 70°C 0 to 70°C -40 to 85°C -40 to 85°C	
	8 M x 8/ 4 M x 16	R1WV6416RSD-5SR R1WV6416RSD-7SR R1WV6416RSD-5SI R1WV6416RSD-7SI	#B0#S0	μTSOP(52)	55 70	0.15 µm	2.7 V to 3.6 V	0 to 70°C 0 to 70°C -40 to 85°C -40 to 85°C	

All our parts are RoHS compliant. Suffix: #B0 is indicating loose parts. Suffix #S0 is indicating Tape + Reel (1,000 pcs. per reel). MCP: Multi Chip Package



Low Power SRAM

Before purchasing or using any Renesas Electronics products listed herein, please refer to the latest product manual and/or data sheet in advance.





Renesas Electronics Europe www.renesas.eu

© 2010 Renesas Electronics Europe. All rights reserved. Printed in Germany. Document No. R10PF0003ED0100