

# 27HC256


# 256K (32K x 8) High Speed CMOS EPROM

## **FEATURES**

- · High speed performance
  - -55ns access time available
- CMOS technology for low power consumption
  - -55mA active current
  - -100μA standby current (low power option)
- · OTP (one time programming) available
- · Auto-insertion-compatible plastic packages
- Auto ID™ aids automated programming
- Organized in 32K x 8 JEDEC Standard Pinouts
   —28-pin Dual-in-line and SOIC package
  - —32-pin Chip carrier (leadless or plastic)
- · Available for the following temperature ranges:
  - -Commercial: 0° C to +70° C
  - —Industrial: -40° C to +85° C
  - -Automotive: -40° C to +125° C

## DESCRIPTION

The Microchip Technology Inc 27HC256 is a CMOS 256K bit (electrically) Programmable Read Only Memory. The device is organized into 32K words of 8 bit each. Advanced CMOS technology allows bipolar speed with a significant reduction in power. A low power option (L) allows further reduction in the standby power requirement to 100µA. The 27HC256 is configured in a standard 256K EPROM pinout which allows an easy upgrade for present 27C256 users. A complete family of packages are offered to provide the utmost flexibility. The 27HC256 allows high performance microprocessors to run at full speed without the need of wait states. CMOS design and processing makes this part suitable for applications where high reliability and reduced power consumption are essential.



PIN FUNCTION TABLE									
Name	Function								
A0 - A14 CE OE VPP O0 - O7 VCC Vss NC NU	Address Inputs Chip Enable Output Enable Programming Voltage Data Output +5V Ground No Connection; No Internal Connection Not Used; No External Connection Is Allowed								

# **ELECTRICAL CHARACTERISTICS** Maximum Ratings\*

Vcc and input voltages w.r.t. Vs	s0.6V to +7.25V
VPP voltage w.r.t. Vss during	
programming	0.6V to +14V
Voltage on A9 w.r.t. Vss	0.6V to +13.5V
Output voltage w.r.t. Vss	0.6V to Vcc +1.0V
Temperature under bias	65° C to 125° C
Storage temperature	65° C to 150° C
Maximum exposure to UV	7258Wsec/cm <sup>2</sup>
ESD protection on all pins	2 KV

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics		VCC = +	$V_{CC}$ = +5V ±10% Commercial: Industrial: Extended (Automot			notive):	Tamb= 0° C to 70° C Tamb= -40° C to 85° C Tamb= -40° C to 125° C
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0	Vcc+1 0.8	V	
Input Leakage	all		ILI	-10	10	μΑ	Vin= -0.1V to VCC +1.0V
Output Voltages	all	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V	IOH = -4mA IOL = 16mA
Output Leakage	all	_	ILO	-10	10	μΑ	Vout = -0.1V to Vcc +0.1V
Input Capacitance	all		CIN		6	pF	Vin = 0V; Tamb = 25° C; f = 1MHz
Output Capacitance	all		Cout		12	pF	Vout = 0V;Tamb = 25°C f = 1MHz
Power Supply Current, Active	S,L I, E	TTL input TTL input	ICC1 ICC2		55 65	mA mA	$\label{eq:continuous} \begin{array}{l} V\text{CC} = 5.5\text{V}; \text{ VPP} = \text{VCC} \\ \underline{f} = 2\text{MHz}; \\ \overline{\text{OE}} = \overline{\text{CE}} = \text{VIL}; \\ \text{lout} = 0\text{mA}; \\ \text{VIL} = -0.1 \text{ to } 0.8 \text{ V}; \\ \text{VIH} = 2.0 \text{ to } \text{VCC}; \\ \text{Note } 1 \end{array}$
Power Supply Current, Standby	S		ICC(S)1		35 40	mA mA	
Power Supply Current, Standby	L L, I, E L, I, E	TTL input TTL input CMOS input	Icc(s)2		2 3 100	mA mA μA	CE = Vcc ±0.2V
IPP Read Current VPP Read Voltage	all all	Read Mode Read Mode	IPP VPP	Vcc -0.7	100 Vcc	μ <b>A</b> V	VPP = 5.5V Note 2

S = Standard Power; L = Low Power; I, E = Industrial and Extended Temperature Ranges; \* Parts:

COPYRIGHT ASPECT DEVELOPMENT, INC. 1994.

Notes: (1) Active current increases 3 mA per MHz for Commercial part or 5 mA per MHz for Industrial or Extended Temperature parts up to operating frequency.

<sup>(2)</sup> Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.

READ OPERATION AC Characteristics

AC Testing Waveform: Output Load: VIH = 3.0V and VIL = 0.0V; VOH = VOL = 1.5V


1 TTL Load + 30 pF

Input Rise and Fall Times: 5 nsec

Ambient Temperature: Commercial: Industrial:

Tamb =  $0^{\circ}$  C to  $70^{\circ}$  C Tamb =  $-40^{\circ}$  C to  $85^{\circ}$  C

Parameter	Part*	Sym	27HC256-55		27HC256-70		27HC256-90		Units	Conditions	
			Min	Max	Min	Max	Min	Max			
Address to Output Delay	all	tacc		55		70		90	ns	$\overline{CE} = \overline{OE} = V$	
CE to Output Delay	L S	tCE1 tCE2		55 45		70 45		90 50	ns	OE = VIL	
OE to Output Delay	all	toe		30		35		40	ns	CE = VIL	
OE to O/P High Impedance	all	toff	0	25	0	30	0	35	ns		
Output Hold from Address CE or OE, which- ever goes first	all	tон	0		0		0		ns		



PROGRAMMING DC Characteristics	Ambient Temperature: Tamb = 25° C ±5° C VCC = 6.5V ± 0.25V, VPP = 13.0V ± 0.25V								
Parameter	Status	Symbol	Min	Max	Units	Conditions			
Input Voltages	Logic "1" Logic "0"	VIH VIL	2.0 -0.1	Vcc+1 0.8	V V				
Input Leakage		ILI	-10	10	μА	VIN = OV to VCC			
Output Voltages	Logic "1" Logic "0"	Voh Vol	2.4	0.45	V	IOH = -4mA IOL = 16mA			
Vcc Current, program & verify		lcc		55	mA				
VPP Current, program		<b>I</b> PP		30	mA	Note 1			
A9 Product Identification		VH	11.5	12.5	V				

Note: (1) Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

**PROGRAMMING AC Characteristics** 

AC Testing Waveform:  $V_{IH} = 2.4V$  and  $V_{IL} = 0.45V$ ;  $V_{OH} = 2.0V$ ;  $V_{OL} = 0.8V$ 

Ambient Temperature: Tamb = 25° C ±5° C


for Program, Program Verify and Program Inhibit Modes

 $VCC = 6.5V \pm 0.25V$ ,  $VPP = 13.0V \pm 0.25V$ 

Parameter	Symbol	Min	Max	Units	Remarks
Address Set-Up Time	tas	2		μs	
Data Set-Up Time	tos	2		μs	
Data Hold Time	toн	2		μs	
Address Hold Time	tAH	0		μs	
Float Delay (2)	tDF	0	130	ns	
Vcc Set-Up Time	tvcs	2		μs	
Program Pulse Width (1)	t₽W	95	105	μs	100 μs typical
OE Set-Up Time	toes	2		μs	
VPP Set-Up Time	tvps	2		μs	
Data Valid from OE	tOE		100	ns	

Notes: (1) For express algorithm, initial programming width tolerance is 100  $\mu$ sec  $\pm 5\%$ .

(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).



## **FUNCTIONAL DESCRIPTION**

The 27HC256 has the following functional modes:

- —Operation: The 27HC256 can be activated for data read, be put in standby mode to lower its power consumption, or have the outputs disabled.
- —Programming: To receive its permanent data, the 27HC256 must be programmed. Both a program and program/verify procedure is available. It can be programmed with the "Express" algorithm.

The programming equipment can automatically recognize the device type and manufacturer using the identity mode.

Operation Mode	CE	ŌE	VPP	<b>A</b> 9	O0 - O7
Read	VIL	VIL	Vcc	Х	Dout
Program	٧ŧL	Vін	Vн	Х	DIN
Program Verify	Viн	VIL	νн	Х	DOUT
Program Inhibit	Viн	Vін	۷н	Х	High Z
Standby	۷ιн	Х	Vcc	Х	High Z
Output Disable	VIL	Vін	Vcc	Х	High Z
Identity	VIL	VIL	Vcc	Vн	Identity Code

X = Don't Care

#### Operation

- Read
- Standby
- Output Disable

For the general characteristics in these operation modes, refer to the table above.

#### Read Mode

For timing and AC characteristics refer to the tables Read Waveforms and Read Operation AC Characteristics

The 27HC256's memory data is accessed when

- the chip is enabled by setting the CE pin low.
- the data is gated to the output pins by setting the OE pin low.

For Read operations on the Low Power version, once the addresses are stable, the address access time (tacc) is equal to the delay from  $\overline{CE}$  to output (tcE). A faster  $\overline{CE}$  access time (tcE) is available on the standard part to provide the additional time for decoding the  $\overline{CE}$  signal. Data is transferred to the output after a delay (toE) from the falling edge of  $\overline{OE}$ .

#### Standby Mode

The standby mode is entered when the  $\overline{\text{CE}}$  pin is high, and a program mode is not defined. When these conditions are met, the supply current will drop from 55mA to 100 $\mu$ A on the low power part, and to 35mA on the standard part.

#### **Output Disable**

This feature eliminates bus contention in multiple bus microprocessor systems. The outputs go to a high impedance when the  $\overline{OE}$  pin is high, and the program mode is not defined.

#### **Programming Algorithms**

The Express algorithm has been developed to improve programming through-put times in a production environment. Up to 10 pulses of 100µsec each are applied until the byte is verified. No overprogramming is required. A flowchart of this algorithm is shown in Figure 1.

The programming mode is entered when:

- a) Vcc is brought to the proper level
- b) VPP is brought to the proper VH level
- c) the OE pin is high
- d) the CE pin is low

Since the erased state is "1" in the array, programming of "0" is required. The address of the memory location to be programmed is set via pins A0 - A14, and the data is presented to pins O0 - O7. When data and address are stable, a low going pulse on the CE line programs that memory location.

#### **Verify**

After the array has been programmed, it must be verified to make sure that all the bits have been correctly programmed. This mode is entered when all of the following conditions are met:

- a) Vcc is at the proper level
- b) VPP is at the proper VH level
- c) the CE pin is high
- d) the OE line is low

#### Inhibit Mode

When Programming multiple devices in parallel with different data only CE needs to be under seperate control to each device. By pulsing the CE line low on a particular device, that device will be programmed, and all other devices with CE held high will not be programmed with the data although address and data are available on their input pins.

## **Identity Mode**


In this mode specific data is read from the device that identifies the manufacturer as Microchip Technology, and the device type. This mode is entered when pin A9 is taken to VH (11.5V to 12.5V). The CE and OE pins must be at VIL. A0 is used to access any of the two nonerasable bytes whose data appears on O0 - O7.

Pin →	Input	Output									
Identity	<b>A</b> 0	O 7	O 6	O 5	0 4	O 3	O 2	0	0	H e x	
Manufacturer Device Type	VIL VIH	0	0	1	0	1 0	0	0	1	29 94	

#### **Erasure**

Windowed products offer the ability to erase the memory array. The memory matrix is erased to the all "1"s state when exposed to ultra-violet light at wavelengths  $\leq$  4000 Angstroms (Å). The recommended procedure is to expose the erasure window of device to a commercial UV source emitting at 2537 Å with an intensity of 12,000 $\mu$ W/cm² at 1". The erasure time at that distance is about 15 to 20 min.

Note: Fluorescent lights and sunlight emit rays at the specified wavelengths. The erasure time is about 3 years or 1 week resp. in these cases. To prevent loss of data, an opaque label should be placed over the erasure window.



# SALES AND SUPPORT

To order or to obtain information, e.g., on pricing, or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

