June 1989

# 93L14 Quad Latch

# **General Description**


The 93L14 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.

### **Features**


- Can be used as single input D latches or set/reset latches
- Active low enable gate input
- Overriding master reset

## **Connection Diagram**

### **Dual-In-Line Package**



# **Logic Symbol**



TL/F/9612-1

Order Number 93L14DMQB or 93L14FMQB See NS Package Number J16A or W16A

Pin Names	Description
Ē	Enable Input (Active LOW)
D0-D3	Data Inputs
<u>\$</u> 0− <u>\$</u> 3	Set Inputs (Active LOW)
MR	Master Reset Input (Active LOW)
Q0-Q3	Latch Outputs

# **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5.5V Operating Free Air Temperature Range

-55°C to +125°C Storage Temperature Range -65°C to +150°C

MIL

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter		Units		
	r ai airiettei	Min	Nom	Max	- Oilles
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2			V
V <sub>IL</sub>	Low Level Input Voltage			0.7	V
ГОН	High Level Output Voltage			-400	μΑ
loL	Low Level Output Current			4.8	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	°C
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW D <sub>n</sub> to Ē	10 20			ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW	0 10			ns
t <sub>s</sub> (H)	Setup Time HIGH, D <sub>n</sub> to $\overline{\mathbb{S}}_n$	15			ns
t <sub>h</sub> (L)	Hold Time LOW, D <sub>n</sub> to S̄ <sub>n</sub>	5			ns
t <sub>w</sub> (L)	Ē Pulse Width LOW	30			ns
t <sub>w</sub> (L)	MR Pulse Width LOW	25			ns
t <sub>rec</sub>	Recovery Time, MR to E	5			ns

**Electrical Characteristics**Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$				-1.5	<b>V</b>
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.4			>
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.3	>
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l <sub>IH</sub>	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$	Inputs			20	μΑ
			D <sub>n</sub>			30	μΛ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$	Inputs			-400	μΑ
			D <sub>n</sub>			-600	μΛ
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)		-2.5		-25	mA
lcc	Supply Current	V <sub>CC</sub> = Max (Note 3)				16.5	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3:  $I_{CC}$  is measured with all outputs open and all inputs grounded.

Switching Characteristics  $V_{CC}=+5.0V$ ,  $T_A=+25^{\circ}C$  (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C <sub>L</sub> =	Units	
	T drameter	Min	Max	011113
t <sub>PLH</sub>	Propagation Delay E to Q <sub>n</sub>		45 36	ns
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>		30 30	ns
t <sub>PLH</sub>	Propagation Delay, MR to Qn		30	ns
t <sub>PHL</sub>	Propagation Delay, S n to Q n		33	ns

# **Functional Description**

The 93L14 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the Sn and Dn inputs. The Master Reset when activated overrides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE-LATCH—For D-type operation the  $\overline{S}$  input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the  $\overline{S}$  input if the D input is HIGH. If both \$\overline{S}\$ and D inputs are LOW, the D input will dominate and the latch wil be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

# **Truth Table**


MR	Ē	D	S	Qn	Operation
Н	L	L	L	L	D Mode
н	L	Н	L	L	
Н	Н	Χ	Χ	$Q_{n-1}$	
Н	L	L	L	L	R/S Mode
н	L	Н	L	Н	
н	L	L	Н	L	
н	L	Н	Н	$Q_{n-1}$	
Н	Н	Χ	Χ	$Q_{n-1}$ $Q_{n-1}$	
L	Х	Х	Х	L	RESET


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial


Q<sub>n-1</sub> = Previous Output State Q<sub>n</sub> = Present Output State

# **Logic Diagram**





## Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flat Package (W) Order Number 93L14FMQB NS Package Number W16A

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 78 68
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408