


SN54ABT16245A, SN74ABT16245A 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS300E – MARCH 1994 – REVISED MARCH 1999

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Thin Very Small-Outline (DGV), Shrink Small-Outline (DL), and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic (WD) Flat Package Using 25-mil Center-to-Center Spacings

SN54ABT16245A . . . WD PACKAGE
SN74ABT16245A . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

The 'ABT16245A devices are 16-bit noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT16245A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ABT16245A, SN74ABT16245A

16-BIT BUS TRANSCEIVERS


WITH 3-STATE OUTPUTS

SCBS300E – MARCH 1994 – REVISED MARCH 1999

FUNCTION TABLE
(each 8-bit section)

| INPUTS | | OPERATION |
|-----------------|-----|-----------------|
| \overline{OE} | DIR | |
| L | L | B data to A bus |
| L | H | A data to B bus |
| H | X | Isolation |

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ABT16245A, SN74ABT16245A 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS300E – MARCH 1994 – REVISED MARCH 1999

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|-----------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Input voltage range, V_I (except I/O ports) (see Note 1) | -0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V_O | -0.5 V to 5.5 V |
| Current into any output in the low state, I_O : SN54ABT16245A | 96 mA |
| SN74ABT16245A | 128 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | -18 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | -50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): DGG package | 89°C/W |
| DGV package | 93°C/W |
| DL package | 94°C/W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

| | | SN54ABT16245A | | SN74ABT16245A | | UNIT |
|--------------------------|------------------------------------|-----------------|----------|---------------|----------|-----------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I | Input voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} | High-level output current | | -24 | | -32 | mA |
| I_{OL} | Low-level output current | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | 10 | 10 | ns/V |
| $\Delta t/\Delta V_{CC}$ | Power-up ramp rate | 200 | | 200 | | μ s/V |
| T_A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54ABT16245A, SN74ABT16245A

16-BIT BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS300E – MARCH 1994 – REVISED MARCH 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T _A = 25°C | | | SN54ABT16245A | | SN74ABT16245A | | UNIT | |
|--------------------|--|--|------------------|-------|---------------|-------|---------------|------|------|----|
| | | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | | |
| V _{IK} | V _{CC} = 4.5 V, I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V | |
| V _{OH} | V _{CC} = 4.5 V, I _{OH} = -3 mA | | 2.5 | | 2.5 | | 2.5 | | V | |
| | V _{CC} = 5 V, I _{OH} = -3 mA | | 3 | | 3 | | 3 | | | |
| | V _{CC} = 4.5 V | I _{OH} = -24 mA | 2 | | 2 | | | | | |
| | | I _{OH} = -32 mA | 2* | | | | 2 | | | |
| V _{OL} | V _{CC} = 4.5 V | I _{OL} = 48 mA | | 0.55 | | 0.55 | | | V | |
| | | I _{OL} = 64 mA | | 0.55* | | | 0.55 | | | |
| V _{hys} | | | 100 | | | | | | mV | |
| I _I | Control inputs | V _{CC} = 0 to 5.5 V, V _I = V _{CC} or GND | | ±1 | | ±1 | | ±1 | μA | |
| | A or B ports | V _{CC} = 2.1 V to 5.5 V, V _I = V _{CC} or GND | | ±20* | | ±100 | | ±20 | | |
| I _{OZPU} | V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V, $\overline{OE} = X$ | | | ±50** | | ±50** | | ±50 | μA | |
| I _{OZPD} | V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V, $\overline{OE} = X$ | | | ±50** | | ±50** | | ±50 | μA | |
| I _{OZH} ‡ | V _{CC} = 2.1 V to 5.5 V, V _O = 2.7 V, $\overline{OE} \geq 2$ V | | | 10§ | | 10 | | 10§ | μA | |
| I _{OZL} ‡ | V _{CC} = 2.1 V to 5.5 V, V _O = 0.5 V, $\overline{OE} \geq 2$ V | | | -10§ | | -10 | | -10§ | μA | |
| I _{off} | V _{CC} = 0, V _I or V _O ≤ 4.5 V | | | ±100 | | | | ±100 | μA | |
| I _{CEX} | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | 50 | | 50 | | 50 | μA | |
| I _O ¶ | V _{CC} = 5.5 V, V _O = 2.5 V | | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA |
| I _{CC} | A or B ports | V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND | Outputs high | | 2 | | 2 | | 2 | mA |
| | | | Outputs low | | 32 | | 32 | | 32 | |
| | | | Outputs disabled | | 2 | | 2 | | 2 | |
| ΔI _{CC} # | Data inputs | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | Outputs enabled | | 2 | | 1.5 | | 2 | mA |
| | | | Outputs disabled | | 0.05 | | 1 | | 0.05 | |
| | Control inputs | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | | 1.5 | | 1.5 | | 1.5 | | |
| C _i | Control inputs | V _I = 2.5 V or 0.5 V | | 3 | | | | | pF | |
| C _O | A or B ports | V _O = 2.5 V or 0.5 V | | 6 | | | | | pF | |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at V_{CC} = 5 V.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ This limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT16245A, SN74ABT16245A
16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS300E – MARCH 1994 – REVISED MARCH 1999

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ABT16245A | | | | | UNIT | |
|-----------|-----------------|-------------|---------------------------------------|-----|-----|-----|-----|------|--|
| | | | $V_{CC} = 5$ V, $T_A = 25^\circ$ C | | | MIN | MAX | | |
| | | | MIN | TYP | MAX | | | | |
| t_{PLH} | A or B | B or A | 0.5 | 2.2 | 3.4 | 0.5 | 4 | ns | |
| t_{PHL} | | | 0.5 | 2.3 | 3.8 | 0.5 | 4.6 | | |
| t_{PZH} | \overline{OE} | B or A | 0.8 | 3.6 | 5.2 | 0.8 | 5.5 | ns | |
| t_{PZL} | | | 0.9 | 3.7 | 6.1 | 0.1 | 7.3 | | |
| t_{PHZ} | \overline{OE} | B or A | 1.3 | 4.4 | 5.8 | 1.3 | 6.3 | ns | |
| t_{PLZ} | | | 1.4 | 3.3 | 4.7 | 1.4 | 5.3 | | |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74ABT16245A | | | | | UNIT | |
|-----------|-----------------|-------------|---------------------------------------|-----|-----|-----|-----|------|--|
| | | | $V_{CC} = 5$ V, $T_A = 25^\circ$ C | | | MIN | MAX | | |
| | | | MIN | TYP | MAX | | | | |
| t_{PLH} | A or B | B or A | 1 | 2.2 | 3.4 | 1 | 3.9 | ns | |
| t_{PHL} | | | 1 | 2.3 | 3.7 | 1 | 4.2 | | |
| t_{PZH} | \overline{OE} | B or A | 1 | 3.6 | 5.2 | 1 | 6.3 | ns | |
| t_{PZL} | | | 1 | 3.7 | 5.4 | 1 | 6.4 | | |
| t_{PHZ} | \overline{OE} | B or A | 2 | 4.4 | 5.8 | 2 | 6.3 | ns | |
| t_{PLZ} | | | 1.5 | 3.3 | 4.7 | 1.5 | 5.2 | | |

SN54ABT16245A, SN74ABT16245A
16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS300E – MARCH 1994 – REVISED MARCH 1999

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 7 V |
| t_{PHZ}/t_{PZH} | Open |




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.