

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

## SN54ALS29821, SN54ALS29822 SN74ALS29821, SN74ALS29822 10-BIT BUS INTERFACE FLIP FLOPS WITH 3-STATE OUTPUTS

D2825, JANUARY 1986

- Functionally Equivalent to AMD's AM29821 and AM29822
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with
- **Outputs Have Undershoot Protection** Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- **Buffered Control Inputs to Reduce DC Loading Effects**
- Dependable Texas Instruments Quality and Reliability

#### description

These 10-bit flip-flops feature three-state outputs designed specifically for driving highlycapacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flipflops. On the positive transition of the clock the Q outputs on the 'ALS29821 will be true, and on the 'ALS29822 will be complementary to the data input.


A buffered output-control (OC)input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the highimpedance state.

The SN54'family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.

SN54ALS29821 . . . JT PACKAGE SN74ALS29821 . . . DW OR NT PACKAGE

(TOP VIEW) ᅙᅙᅜ ∪24]] V<sub>CC</sub> 1D []2 23 10 22 20 2D 🛮 3 3D 🗌 21 30 20 40 19 50 4D [ 50 F 6D 🛮 7 18 60 7D | 18 17 70 16 80 8D 🗐 9 9D 710 15F 9Q 100 🛮 11 14 100 GND T12 13 CLK

SN54ALS29821 . . . FK PACKAGE SN74ALS29821 . . . FN PACKAGE (TOP VIEW)



SN54ALS29822 . . . JT PACKAGE SN74ALS29822 . . . DW OR NT PACKAGE (TOP VIEW)

SN54ALS29822 . . . FK PACKAGE SN74ALS29822 . . . FN PACKAGE (TOP VIEW)

요하셨수없다의 30 ₫ 5 25 30 4D []6 24 4Ω 5D 🗗 7 50 23 NC ]8 22[ NC 6<u>D</u> []9 21 60 7D 10 20[ 7Q 8<u>D</u> 19[ 80 12 13 14 15 16 17 18 8 8


NC -- No internal connection

INSTRUMENTS

#### 'ALS29821 FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUT	
ОC	CLK	D	Q
L	1	н	Н
L	Ť	L	L
L	Ļ	×	α <sub>0</sub>
н	×	_ X	Z


# 'ALS29821 logic symbol†



 $<sup>^\</sup>dagger \text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

### 'ALS29821 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

#### 'AL\$29822 FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUT	
ŌĈ	CLK	D	a
L	Ť	Н	Ļ
L	†	L	н
L	L	×	α <sub>0</sub>
н	X	X	Z


#### 'ALS29822 logic symbol†

oc =	1) EN		
4D (0) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1		D D	(23) 10 (22) 20 (21) 30 (20) 40 (19) 50 (18) 60 (17) 70 (16) 80 (15) 90 (14) 100

<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

#### 'ALS29822 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

# SN54ALS29821, SN54ALS29822, SN74ALS29821, SN74ALS29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage
Voltage applied to a disabled 3-state output
Input current
Output current
Operating free-air temperature range: SN54ALS29821, SN54ALS29822 55 °C to 125 °C
SN74ALS29821, SN74ALS29822 0 °C to 70 °C
Storage temperature range - 65 °C to 150 °C

#### recommended operating conditions

		1	SN54ALS29821 SN54ALS29822			SN74ALS29821 SN74ALS29822		
		MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
1он	High-level output current			- 15			- 24	mA
lOL	Low-level output currrent			32			48	mA
t <sub>W</sub>	Pulse duration, CLK high or low							ns
tsu	Setup time, data before CLK1							ns
th	Hold time, data after CLK1							ns
TA	Operating free-air temperature	- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN54ALS29821 SN54ALS29822			SN74ALS29821 SN74ALS29822			
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	1	
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = MIN \text{ to MAX},$	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2		V <sub>CC</sub> -2					
$V_{OH}$		V <sub>CC</sub> = MIN,	IOH = -15 mA	2.4	3.3					V	
		V <sub>CC</sub> ≠ MIN,	IOH = -24  mA				2.4	3.2		1	
VOL		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 32 mA		0.25	0.4		0.25	0.4	v	
VOL		V <sub>CC</sub> = MIN,	I <sub>OL</sub> - 48 mA					0.35	0.5	ľ	
lozh		V <sub>CC</sub> = MAX,	$V_0 = 2.4 \text{ V}$			20			20	μΑ	
lozu		$V_{CC} = MAX$	V <sub>0</sub> = 0.4 V			_ 20			- 20	μΑ	
II.		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			0.1			0.1	mA	
ΉH		$V_{CC} = MAX$	$V_1 = 2.7 \text{ V}$			20			20	μΑ	
IIL.		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			- 0.1			-0.1	mA	
los§		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0 V	- 75		- 250	- 75		- 250	mA	
			Outputs high								
	'ALS29821		Outputs low							1	
Icc -	V <sub>CC</sub> - MAX	Outputs disabled		48			48		mA.		
'00		T VCC - WAA	Outputs high							] '''^	
	'ALS29822		Outputs low								
			Outputs disabled		48			48		1	

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>&</sup>lt;sup>5</sup> Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

# SN54ALS29821, SN54ALS29822, SN74ALS29821, SN74ALS29822 10-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS


#### switching characteristics

	FROM	то	TEST		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			CC - MINT																		
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS See Figure 1	'ALS29821 'ALS29822			.S29821 .S29822	SN74AL SN74AL		UNIT																
				MIN	TYP	MAX	MIN	MAX	MIN MAX																	
<sup>t</sup> PLH			C <sub>1</sub> = 300 pF																							
tPHL .	CLK	Any Q	C[ 300 pi								ns															
<sup>t</sup> PLH		A11, 4	Ally Q	Ally C	Ally Q	Ally Q	Ally Q	Ally Q	Ally C	Ally C	Ally C	Ally Q	Ally Q	Ally Q	Ally Q	A11, Q	Ally Q	C <sub>I</sub> = 50 pF		6						] ''5
<sup>t</sup> PHL			С[ – 30 рі		7						]															
<sup>t</sup> PZH	оc	Any Q	C <sub>1</sub> = 300 pF																							
tPZL			CE - 300 bi								ns															
<sup>t</sup> PZH			C <sub>I</sub> = 50 pF		12						] '''5															
tPZL			C[ = 50 pi		11						]															
<sup>t</sup> PHZ			C <sub>1</sub> = 50 pF																							
tPLZ	<del>oc</del>	Any Q	CL = 30 pr								ns															
<sup>t</sup> PHZ			Ally Q	C <sub>1</sub> = 5 pF		5			·		·	] '''s														
tPLZ							о <u>г</u> з рі		6			·		·												

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.


# PARAMETER MEASUREMENT INFORMATION





SWITCH POSITION TABLE						
TEST	S1	S2				
tPLH _	Closed	Close				


TEST	S1	<b>S2</b>
tPLH	Closed	Closed
tPHL	Closed	Closed
<sup>t</sup> PZH	Open	Closed
†PZL	Closed	Open
<sup>†</sup> PHZ	Closed	Closed
<sup>†</sup> PLZ	Closed	Closed

#### LOAD CIRCUIT









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

> **VOLTAGE WAVEFORMS** ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \, \Omega_c \, t_r \leq 2.5 \, ns$ ,  $t_f \le 2.5 \text{ ns.}$

FIGURE 1

