

June 1991 Revised November 1998

## 74ACTQ652 Quiet Series™ Transceiver/Register

### **General Description**

The ACTQ652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

The ACTQ652 utilizes Fairchild FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series fea-

tures GTO™ output control and undershoot corrector in addition to split ground bus for superior performance.

#### **Features**

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Outputs source/sink 24 mA
- TTL-compatible inputs

### **Ordering Code:**

Order Number	Package Number	Package Description
74ACTQ652SC	<b>M</b> 24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACTQ652SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Connection Diagram**

#### Pin Assignment for DIP and SOIC





#### **Pin Descriptions**

Pin Names	Description					
<b>A</b> <sub>0</sub> – <b>A</b> <sub>7</sub> , B <sub>0</sub> –B <sub>7</sub>	A and B Inputs/3-STATE Outputs					
CPAB, CPBA	Clock Inputs					
SAB, SBA	Select Inputs					
OEAB, <del>OEBA</del>	Output Enable Inputs					

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

## **Logic Symbols**





## **Function Table**

Inputs						Inputs/Outputs (Note 1)		Operating Mode	
OEAB	OEBA	CPAB	СРВА	SAB	SBA	A <sub>0</sub> thru A <sub>7</sub> B <sub>0</sub> thru B <sub>7</sub>			
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation	
L	Н	~	~	Х	Х			Store A and B Data	
Х	Н	~	H or L	X	Х	Input	Not Specified	Store A, Hold B	
Н	Н	~	~	Х	Х	Input	Output	Store A in Both Registers	
L	Х	H or L	~	Х	Х	Not Specified	Input	Hold A, Store B	
L	L	~	~	Х	Х	Output	Input	Store B in Both Registers	
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus	
L	L	Х	H or L	Х	Н			Store B Data to A Bus	
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus	
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus	
Н	L	H or L	H or L	Н	Н	Output Output		Stored A Data to B Bus and	
								Stored B Data to A Bus	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

 <sup>∠ =</sup> LOW to HIGH Clock Transition


## **Functional Description**


In the transceiver mode, data present at the HIGH impedance port may be stored in either the  ${\bf A}$  or  ${\bf B}$  register or both.


The select (SAB, SBA) controls can multiplex stored and real-time.


The examples in Figure demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.


Data on the A or B data bus, or both can be stored in the internal D-type flip-flop by LOW to HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{OEBA}$ . In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.

















FIGURE 1.

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings**(Note 2)

Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{aligned} &V_I = -0.5V & -20 \text{ mA} \\ &V_I = V_{CC} + 0.5V & +20 \text{ mA} \\ &\text{DC Input Voltage (V_I)} & -0.5V \text{ to } V_{CC} + 0.5V \end{aligned}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} = -0.5V$  -20 mA  $V_{O} = V_{CC} + 0.5V$  +20 mA

DC Output Voltage ( $V_O$ ) = -0.5V to  $V_{CC}$  + 0.5V

DC Output Source

or Sink Current (I<sub>O</sub>) ± 50 mA

DC V<sub>CC</sub> or Ground Current

per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm$  50 mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}$ C to +150 °C

DC Latch-Up Source

or Sink Current  $\pm$  300 mA

Junction Temperature (T<sub>J</sub>)  $\label{eq:pdf} PDIP \qquad \qquad 140^{\circ}C$ 

## Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>) 4.5V to 5.5V

 $\begin{array}{lll} \text{Input Voltage ($V_{\text{I}}$)} & \text{0V to $V_{\text{CC}}$} \\ \text{Output Voltage ($V_{\text{O}}$)} & \text{0V to $V_{\text{CC}}$} \\ \end{array}$ 

Operating Temperature (T<sub>A</sub>)  $-40^{\circ}$ C to  $+85^{\circ}$ C

Minimum Input Edge Rate ΔV/Δt

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions		
Syllibol	raiailletei	(V)	Тур	Gu	aranteed Limits	Ullits	Conditions		
V <sub>IH</sub>	Minimum High Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V		
	Input Voltage	5.5	1.5	2.0	2.0		or V <sub>CC</sub> – 0.1V		
V <sub>IL</sub>	Maximum Low Level	4.5	1.5	0.8	0.8	٧	V <sub>OUT</sub> = 0.1V		
	Input Voltage	5.5	1.5	0.8	0.8		or V <sub>CC</sub> = 0.1V		
V <sub>OH</sub>	Minimum High Level	4.5	4.49	4.4	4.4	٧	I <sub>OUT</sub> = -50 μA		
	Output Voltage	5.5	5.49	5.4	5.4				
							$V_{IN} = V_{IL}$ or $V_{IH}$		
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA		
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 3)		
V <sub>OL</sub>	Maximum Low Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA		
	Output Voltage	5.5	0.001	0.1	0.1				
							$V_{IN} = V_{IL}$ or $V_{IH}$		
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA		
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)		
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND		
l <sub>ozt</sub>	Maximum I/O	5.5		± 0.6	± 6.0	μΑ	$V_I = V_{IL}, V_{IH}$		
	Leakage Current						V <sub>O</sub> = V <sub>CC</sub> , GND		
Гсст	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$		
l <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max		
I <sub>OHD</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min		
lcc	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND		
V <sub>OLP</sub>	Maximum High Level Output Noise	5.0	1.1	1.5		V	Figure 2Figure 3 (Note 5)(Note 6)		
V <sub>OLV</sub>	Maximum Low Level Output Noise	5.0	-0.6	-1.2		V	Figure 2Figure 3 (Note 5)(Note 6)		
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2		٧	(Note 5)(Note 7)		
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8		٧	(Note 5)(Note 7)		

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: PDIP package.

## DC Electrical Characteristics (Continued)

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 7: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{IHD})$ , f=1 MHz.

## **AC Electrical Characteristics**

		v <sub>cc</sub>	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF		Units
Symbol	Parameter	(V) (Note 8)						
			Min Typ I		Max	Min Max		
f <sub>max</sub>	Max. Clock Frequency	5.0						MHz
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	7.0	9.5	2.0	10.0	ns
t <sub>PHL</sub>	Clock to Bus							
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	6.5	9.0	2.0	9.5	ns
t <sub>PHL</sub>	Bus to Bus							
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	6.5	10.0	2.5	10.5	ns
t <sub>PHL</sub>	SBA or SAB to A or B							
t <sub>PZH</sub>	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0	
t <sub>PZL</sub>	OEBA to A (Note 8)							
t <sub>PHZ</sub>	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5	ns
t <sub>PLZ</sub>	OEBA to A (Note 8)							
t <sub>PZH</sub>	Enable Time	5.0	2.0	7.0	10.5	2.0	11.0	
t <sub>PZL</sub>	OEAB to B							
t <sub>PHZ</sub>	Disable Time	5.0	1.0	5.0	8.0	1.0	8.5	ns
t <sub>PLZ</sub>	OEAB to B							
t <sub>s</sub> (H)	Setup Time, HIGH or	5.0	3.0			3.0		ns
$t_s(L)$	LOW, Bus to Clock							
t <sub>h</sub> (H)	Hold Time, HIGH or	5.0	1.5			1.5		ns
t <sub>h</sub> (L)	LOW, Bus to Clock							
t <sub>w</sub> (H)	Clock Pulse Width	5.0	4.0			4.0		ns
$t_{\mathbf{w}}(L)$	HIGH or LOW							
toshl	Output to Output Skew (Note 9)							
toslh	A to B, B to A or	5.0		0.5	1.0		1.0	ns
	Clock to Output							

Note 8: Voltage Range 5.0 is 5.0V ±0.5V.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any separate outputs of the same device. The specification applies to any output switching in the same direction, either HIGH to LOW (T<sub>OSHL</sub>) or LOW to HIGH (T<sub>OSLH</sub>). Parameter guaranteed by design.

## Capacitance

	Symbol Parameter		Тур	Units	Conditions
	Pin	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0V
1	PD	Power Dissipation Capacitance	54	pF	V <sub>CC</sub> = 5.0V

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note A:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_t = 3$  ns, skew < 150 ps.

#### FIGURE 2. Quiet Output Noise Voltage Waveforms

#### VOI P/VOIV and VOHP/V OHV:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### VILD and VIHD:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level,  $V_{IL}$ , until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input LOW voltage level at which oscillation occurs is defined as  $V_{ILD}$ .
- Next decrease the input HIGH voltage level, V<sub>IH</sub> until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





FIGURE 3. Simultaneous Switching Test Circuit

# 

24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M24B



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300" Wide Package Number N24C

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com