# GENERAL DESCRIPTION

The 874002 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 874002 has 3 PLL bandwidth modes: 200kHz, 400kHz, and 800kHz. The 200kHz mode will provide maximum jitter attenuation, but with higher PLL tracking skew and spread spectrum modulation from the motherboard synthesizer may be attenuated. The 400kHz provides an intermediate bandwidth that can easily track triangular spread profiles, while providing good jitter attenuation. The 800kHz bandwidth provides the best tracking skew and will pass most spread profiles, but the jitter attenuation will not be as good as the lower bandwidth modes. Because some 2.5Gb serdes have x20 multipliers while others have than x25 multipliers, the 874002 can be set for 1:1 mode or 5/4 multiplication mode (i.e. 100MHz input/125MHz output) using the F SEL pin.

The 874002 uses IDT's 3<sup>rd</sup> Generation FemtoClock™ PLL technology to achieve the lowest possible phase noise. The device is packaged in a 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

### **F**EATURES

- Two differential LVDS output pair
- One differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 160MHz
- Input frequency range: 98MHz 128MHz
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 35ps (maximum)
- 3.3V operating supply
- · Three bandwidth modes allow the system designer to make jitter attenuation/tracking skew design trade-offs
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

### PLL BANDWIDTH (TYPICAL)

BW SEL

0 = PLL Bandwidth: 200kHz


Float = PLL Bandwidth: 400kHz (Default)

1 = PLL Bandwidth: 800kHz

# BLOCK DIAGRAM

### F\_SEL Pulldown BW\_SEL Float 0 = 200 kHzOutput Divider QA0 Float = 400kHz 0 ÷5 (default) 1 = 800kHz 1 ÷4 $n \cap \Delta \cap$ CLK Pulldown **Phase** VCO nCLK Pullup 490 - 640 MHz Detector nQA1 FB IN Pulldown nFB\_IN Pullup ÷5 (fixed) FB OUT nFB\_OUT MR Pulldown

# PIN ASSIGNMENT



# 874002

20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm package body G Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 20	nQA0, QA0	Output		Differential output pair. LVDS interface levels.
2, 19	V <sub>DDO</sub>	Power		Output supply pins.
3, 4	FB_OUT, nFB_OUT	Output		Differential feedback output pair. LVDS interface levels.
5	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx, FB_OUT) to go low and the inverted outputs (nQx, nFB_OUT) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
6	BW_SEL	Input	Pullup/ Pulldown	PLL Bandwidth select input. 0 = 200kHz, Float = 400kHz, 1 = 800kHz. See Table 3B.
7	nc	Unused		No connect.
8	V <sub>DDA</sub>	Power		Analog supply pin.
9	F_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3C.
10	V <sub>DD</sub>	Power		Core supply pin.
11	OE	Input	Pullup	Output enable pin. When HIGH, the outputs are active. When LOW, the outputs are in a high impedance state. LVCMOS/LVTTL interface levels. See Table 3A.
12	CLK	Input	Pulldown	Non-inverting differential clock input.
13	nCLK	Input	Pullup	Inverting differential clock input.
14	GND	Power		Power supply ground.
15	FB_IN	Input	Pulldown	Non-inverting differential feedback input.
16	nFB_IN	Input	Pullup	Inverting differential feedback input.
17, 18	nQA1, QA1	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
R	Input Pulldown Resistor			51		kΩ

TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Input	Outputs			
OE	QAx/nQAx FB_OUT/nFB_O			
0	HiZ	Enabled		
1	Enabled	Enabled		

TABLE 3C. FREQUENCY SELECT FUNCTION TABLE

Input	Outputs				
F_SEL	QA[0:1]/nQA[0:1]	FB_OUT/nFB_OUT			
0 (default)	÷5	÷5			
1	÷4	÷5			

TABLE 3B. PLL BANDWIDTH/PLL BYPASS CONTROL

Input	PLL Bandwidth
BW_SEL	(Typical)
0	200kHz
1	800kHz
Float	400kHz



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V 4.6V

Inputs, V -0.5V to  $V_{DD} + 0.5 V$ 

-0.5V to  $V_{\tiny DDO}$  + 0.5V Outputs, V

Package Thermal Impedance, θ 73.2°C/W (0 Ifpm)

-65°C to 150°C Storage Temperature, T<sub>sto</sub>

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 4A. Power Supply DC Characteristics,**  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ ,  $TA = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.12	3.3	3.465	V
V	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				80	mA
DDA	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				110	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	F_SEL, OE, MR		2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage	BW_SEL		V <sub>DD</sub> - 0.4			V
V	Input Low Voltage	F_SEL, OE, MR		-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage	BW_SEL				V <sub>DD</sub> + 0.4	V
V	Input Mid Voltage	BW_SEL		V <sub>DD</sub> /2 - 0.1		V <sub>DD</sub> /2 +0.1	V
		OE	$V_{DD} = V_{IN} = 3.465V$			5	μA
I <sub>IH</sub>	Input High Current	BW_SEL, F_SEL, MR	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
	Input Low Current	OE, BW_SEL	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-150			μΑ
I <sub>IL</sub>	Input Low Current	F_SEL, MR	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-5			μΑ

Table 4C. Differential DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK, FB_IN	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
<sup>1</sup> ін	Imput riigii Guireit	nCLK, nFB_IN	$V_{_{DD}} = V_{_{IN}} = 3.465V$	5			μA
	Input Low Current	CLK, FB_IN	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μA
I <sub>IL</sub>	Imput Low Current	nCLK, nFB_IN	$V_{_{DD}} = V_{_{IN}} = 3.465V$	-150			μΑ
V	Peak-to-Peak Input Voltage			0.15		1.3	V
V	Common Mode Inpu	ut Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{\mu}$ . NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK and FB\_IN, nFB\_IN is  $V_{DD}$  + 0.3V.



Table 4D. LVDS DC Characteristics,  $V_{\text{dd}} = V_{\text{dda}} = V_{\text{dda}} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		250	370	485	mV
ΔV <sub>od</sub>	V <sub>∞</sub> Magnitude Change				50	mV
Vos	Offset Voltage		1.0	1.30	1.60	V
ΔV <sub>os</sub>	V <sub>os</sub> Magnitude Change				50	mV

Table 5. AC Characteristics,  $V_{dd} = V_{dda} = V_{dda} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency		98		160	MHz
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1				35	ps
tsk(o)	Output Skew; NOTE 2, 3				40	ps
tsk(Ø)	Static Phase Offset; NOTE 4		-150	-20	110	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		700	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Defined as the time difference between the input reference clock and the average feedback input signal when the

PLL is locked and the input reference frequency is stable.



# PARAMETER MEASUREMENT INFORMATION







### 3.3V LVDS OUTPUT LOAD AC TEST CIRCUIT

# nQx Qx nQy Qy

### DIFFERENTIAL INPUT LEVEL




#### **OUTPUT SKEW**




 $t(\emptyset)$  mean = Static Phase Offset


(where  $t(\mathcal{O})$  is any random sample, and  $t(\mathcal{O})$  mean is the average of the sampled cycles measured on controlled edges)

#### CYCLE-TO-CYCLE JITTER




# OUTPUT RISE/FALL TIME OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





# OUTPUT RISE/FALL TIME

# OFFSET VOLTAGE SETUP



# DIFFERENTIAL OUTPUT VOLTAGE SETUP



# **APPLICATION INFORMATION**

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 874002 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{_{\rm DD}}, V_{_{\rm DDA}},$  and  $V_{_{\rm DDO}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{_{DDA}}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_D/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible

to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ , V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY IDT HIPERCLOCKS LVHSTL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

# RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

### INPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **OUTPUTS:**

### **LVDS**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.



### 3.3V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION



# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 874002. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 874002 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{sp} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> =  $V_{DD_MAX}$  \* ( $I_{DD_MAX}$  +  $I_{DDA_MAX}$ ) = 3.465V \* (80mA + 12mA) = **318.78mW**
- Power (outputs)<sub>MAX</sub> = V<sub>DDD\_MAX</sub> \* I<sub>DDD\_MAX</sub> = 3.465V \* 110mA = 381.15mW

Total Power = 
$$318.78$$
mW +  $381.15$ mW =  $699.93$ mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$ <sub>JA</sub> must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of  $70^{\circ}$ C with all outputs switching is:  $70^{\circ}$ C + 0.700W \*  $66.6^{\circ}$ C/W =  $116.6^{\circ}$ C. This is below the limit of  $125^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 20-Lead TSSOP, Forced Convection

### θ<sub>JA</sub> by Velocity (Linear Feet per Minute)

	U	200	300
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

500



# RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$ 

# $\theta_{\text{\tiny JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for 874002 is: 1216



### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWIBOL	MIN	MAX		
N	2	0		
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	6.40	6.60		
Е	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



## Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
874002AGLF	ICS874002AGL	20 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
874002AGLFT	ICS874002AGL	20 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date		
Α	T3C	2	Added T3C F_SEL Function Table.	12/06/06		
А	T9	13	Ordering Information - removed leaded devices. Updated data sheet format.	7/16/15		



### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/