



DRV1101

HIGH POWER DIFFERENTIAL LINE DRIVER

FEATURES


- HIGH OUTPUT CURRENT: 230mA
- SINGLE SUPPLY OPERATION: 5V
- 10MHz BANDWIDTH: 6Vp-p into 15Ω
- VERY LOW THD AT HIGH POWER: –81dBc at 6Vp-p, 100kHz, 100Ω
- FIXED DIFFERENTIAL GAIN: 3V/V

APPLICATIONS

- DSL TWISTED PAIR LINE DRIVER
- COMMUNICATIONS LINE DRIVER
- TWISTED-PAIR CABLE DRIVER

DESCRIPTION

The DRV1101 is fixed gain differential line driver designed for very low distortion operation when driving DSL line transformers. It is designed for use as the upstream line driver for ADSL G.Lite, and as both upstream and downstream line drivers in CAP systems. Operating on a single 5V supply, the DRV1101 can supply up to 230mA peak output current. The output voltage can swing up to 9.5Vp-p on a single 5V supply. In ADSL G.Lite applications, DRV1101 can supply up to 10dBm average *line* power with a crest factor of 5.3 for a peak line power delivered of approximately 25dBm. It is packaged in a 8-lead SOIC.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

Typical at 25°C, $V_{CM} = V_{DD}/2$, $V_{DD} = +5.0V$, unless otherwise specified.


PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
AC PERFORMANCE					
-3dB Bandwidth	$R_{L} = 15\Omega, V_{O} = 1Vp-p$		24		MHz
	$R_{1} = 100\Omega, V_{0} = 1Vp-p$		42		MHz
	$R_L = 15\Omega$, $V_O = 6Vp-p$		17		MHz
	$R_{L} = 100\Omega, V_{O} = 6Vp p$		23		MHz
Slew Rate	$R_1 = 100\Omega_2, V_0 = 6Vp-p$ $R_1 = 100\Omega, V_0 = 6Vp-p$		100		V/µs
	2 0 11				
Step Response Delay ⁽²⁾	$V_0 = 1Vp-p$		25		ns
Settling Time to 1%, Step Input	$V_{O} = 1Vp-p, R_{L} = 100\Omega$		0.12		μs
Settling Time to 1%, Step Input	$V_0 = 6Vp-p, R_L = 100\Omega$		0.13		μs
Settling Time to 0.1%, Step Input	$V_0 = 1Vp-p, R_L = 100\Omega$		0.30		μs
Settling Time to 0.1%, Step Input	$V_0 = 6Vp-p, R_L = 100\Omega$		0.32		μs
THD, Total Harmonic Distortion					
f = 10 kHz	$R_L = 100\Omega$, $V_\Omega = 6Vp-p$		-88		dB
f = 10kHz	$R_{\rm L} = 15\Omega, V_{\rm O} = 6Vp-p$		-85		dB
f = 100 kHz	$R_{L} = 100\Omega, V_{O} = 6Vp p$		-83		dB
f = 100 KHz		-66	-71		dB
	$R_L = 15\Omega, V_O = 6Vp-p$	-00			
Input Voltage Noise	f = 100 kHz		30		nV/√Hz
Input Current Noise	f = 100kHz		0.5		fA/√Hz
INPUT					
Differential Input Resistance			10 ⁹		Ω
Differential Input Capacitance			1		pF
Common-Mode Input Resistance			10 ⁹		Ω
Common-Mode Input Capacitance			6		pF
Input Offset Voltage			3		mV
Input Bias Current			1		nA
	Innut Deferred		46		dB
Common-Mode Rejection Ratio	Input Referred		-		
Power Supply Rejection Ratio	Input Referred	55	76		dB
Input Common-Mode Voltage Range ⁽⁴⁾		0.5		V _{DD} –0.5	V
OUTPUT					
Differential Output Offset, RTO			±10	±30	mV
Differential Output Offset Drift, RTO	-40°C to +85°C		30		μV/°C
Differential Output Resistance			0.16		Ω
Peak Current (Continuous)	$R_1 = 15\Omega$	200	230		mA
Differential Output Voltage Swing ⁽⁵⁾	$R_L = 1k\Omega$	200	9.8		Vp-p
Differential Output Voltage Owing	$R_1 = 100\Omega$	8.5	9.7		Vp-p
		0.0			
	$R_L = 15\Omega$		7.0		Vp-p
Gain Gain Error	Fixed Gain, Differential		3.1	±0.25	V/V dB
				10.23	uв
POWER SUPPLY					
Operating Voltage Range		4.5	5.0	5.5	V
Quiescent Current	$V_{DD} = 5.0V$		25	38	mA
TEMPERATURE RANGE		-40		+85	°C
Thermal Resistance, θ_{JA}		-			-
8-Pin SOIC			125		°C/W

NOTES: (1) Measurement Bandwidth = 500kHz. (2) Time from 50% point of input step to 50% point of output step. (3) For step input. (4) Output common-mode voltage follows input common-mode voltage; therefore, if input $V_{CM} = V_{DD}/2$, then output $V_{CM} = V_{DD}/2$. (5) THD = 1%.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

Analog Inputs: Current	±100mA, Momentary
	±10mA, Continuous
Voltage	GND -0.3V to V _{DD} +0.2V
Analog Outputs Short Circuit to Ground (+25°C)	
Analog Outputs Short Circuit to V _{DD} (+25°C)	Momentary
V _{DD} to GND	–0.3V to 6V
Junction Temperature	+150°C
Storage Temperature Range	–40°C to +125°C
Lead Temperature (soldering, 3s)	+260°C
Power Dissipation (See Ther	rmal/Analysis Discussion)

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾			
DRV1101U	SO-8 Surface Mount	182			

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



3

APPLICATIONS INFORMATION

INTERNAL BLOCK DIAGRAM

The DRV1101 is a true differential input to differential output fixed gain amplifier. Operating on a single +5V power supply, it provides an internally fixed differential gain of +3V/V and a common-mode gain of +1V/V from the input to output. Fabricated on an advanced CMOS process, it offers very high input impedance along with a low impedance 230mA output drive. Figure 1 shows a simplified internal block diagram.




FIGURE 1. Simplified DRV1101 Internal Block Diagram.

The DRV1101 should be operated with the inputs centered at $V_{DD}/2$. This will place the output differential voltage centered at $V_{DD}/2$ for maximum swing and lowest distortion. Purely differential input signals will produce a purely differential output signal. A single ended input signal, applied to one input of the DRV1101, with the other input at a fixed voltage, will produce both a differential and common-mode output signal. This is an acceptable mode of operation when the DRV1101 is driving an element with good common-mode rejection (such as a transformer).

DIFFERENTIAL OUTPUT VOLTAGE AND POWER

Applying the balanced differential output voltage of the DRV1101 to a load between the outputs will produce a peakto-peak voltage swing that is twice the swing of each individual output. This is illustrated in Figure 2 where the common-mode voltage is $V_{\rm DD}/2$. For a load connected between the outputs, the only voltage that matters is the differential voltage between the two outputs—the commonmode voltage does not produce any load current in this case.

The peak power that the DRV1101 can deliver into a differential load is V_P^2/R_L . The peak voltage (Vp) equals 1/2 of the peak-to-peak voltage (Vp-p). Squaring 1/2 of the Vp-p and dividing by the load impedance will give the peak power. For




FIGURE 2. DRV1101 Single Ended and Differential Output Waveforms.

example, the specifications show that on +5V supply the DRV1101 will deliver 6.0Vp-p into 15 Ω . The peak load power under this condition is $(6.0Vp-p/2)^2/15\Omega = 600$ mW.

POWER SUPPLY

The DRV1101 is designed for operation on a single +5V supply. For loads > 200 Ω , each output will swing rail to rail. This gives a peak-to-peak differential output swing that is approximately = 2 • V_{DD}. For best distortion performance, the power supply should be decoupled to a good ground plane immediately adjacent to the package with a 0.1µF capacitor. In addition, a larger electrolytic supply decoupling capacitor (6.8µF) should be near the package but can be shared among multiple devices.

DIGITAL SUBSCRIBER LINE APPLICATIONS

The DRV1101 is designed for the high power, low distortion, requirements of a twisted pair driver in digital communications applications. These include ADSL (Asymmetrical Digital Subscriber Lines), and RADSL (Rate adaptive ADSL). Figure 3 shows a typical transformer coupled xDSL line driver configuration.

The DRV1101 is recommended as the upstream driver (CPE equipment) for ADSL G.Lite systems. These system require an rms line power of 10dBm with a voltage crest factor of 5.3 (crest factor is the ratio of peak to rms voltage). A voltage crest factor of 5.3 is equivalent to a power crest factor of about 15dB. Therefore, the peak power required at the line for G.Lite is 25dBm. Using the basic circuit shown in Figure 3, DRV1101 will provide this power to the line with very low distortion.






FIGURE 3. Typical Digital Subscriber Line Application.

To calculate the amplifier requirements for a DSL application:

- 1. Determine the average power that must be delivered to the line. The amplifier must deliver twice this power to account for the power dissipated in the series impedance matching resistors. Therefore, add 3dB to the line power. This is the average power delivered at the output of the amplifier. For ADSL G.Lite (as of June 1998), the average line power is 10dBm. Adding 3dB results in an average power at the amplifier output of 13dBm.
- 2. Next add the power crest factor needed for the line code used. The power crest factor for ADSL is 15dB which means that the peak power (PPEAK) needed at the amplifier output is 28dBm (13dBm+15dB). 28dBm is 631mW.
- 3. The DRV1101 peak output voltage is calculated by the formula: $V_{PEAK} = (P_{PEAK} \bullet R_L)^{1/2}$ where R_L is the load impedance that the DRV1101 must drive. For ADSL Lite, using the circuit shown in Figure 3, $V_{PEAK} = (P_{PEAK})$ • R_L)^{1/2} = (.631W x 17 Ω)^{1/2} = 3.3V. The peak-to-peak voltage out of the DRV1101 is $2 \ge 3.3V = 6.6V$.
- 4. The transformer turns ratio can be changed to keep the required output voltage and current within the range of the DRV1101. The line impedance (R_{LINE}) is 100 Ω for ADSL. The impedance that is reflected to the DRV1101 side of the transformer is $R_{LINE}/(turns ratio)^2$. For best power transfer, the total of the impedance matching resistors should equal the reflected impedance. Thus, for the circuit shown in Figure 3, the reflected impedance is $100\Omega/(3.4)^2$ = 8.6 Ω . With two impedance matching resistors of 4 Ω each and about 0.5Ω transformer resistance, the total load impedance is about $(8.6\Omega + 4\Omega + 4\Omega + 0.5\Omega) = 17\Omega$.

OUTPUT PROTECTION

Figure 3 also shows overvoltage and short circuit protection elements that are commonly included in DSL applications. Overvoltage suppressors include diodes or MOV's. The outputs of the DRV1101 can be momentarily shorted to ground or to the supply without damage. The outputs are not, however, designed for a continuous short to ground or the supply.

POWER DISSIPATION AND THERMAL ANALYSIS

The total internal power dissipation of the DRV1101 is the sum of a fixed overhead power that is independent of the load plus the power dissipated internally to deliver the average load power. The total internal power dissipation determines the internal temperature rise when in operation. For DSL applications with high crest factors, such as ADSL, the average load power delivered is much lower than the peak power required. For practical purposes, this means that internal temperature rise is not an issue for the DRV1101 in high-crest factor DSL applications.

With a +5V supply, the DRV1101's typical fixed overhead current of 22mA (out of total no-load supply current of 29mA) creates a fixed overhead power dissipation of 110mW. The load dependent power dissipation of the DRV1101 when delivering an output voltage Vrms to a load R_L is:

$$P = (V_{DD} - Vrms) \bullet (Vrms/R_L)$$

The internal power dissipation will reach a maximum when Vrms is equal to $V_{DD}/2$. For a sinusoidal output, this corresponds to an output $Vp-p = 1.41 \cdot V_{DD}$.

As an example, compute the power and junction temperature under a worst case condition with $V_{DD} = +5V$ and Vrms = 2.5Vinto a 20 Ω differential load. The total internal power dissipation would be:

$$\underbrace{(110\text{mW})}_{\text{Fixed}} + \underbrace{(5\text{V} - 2.5\text{V}) \bullet (2.5\text{V}/20\Omega)}_{\text{Load Related}} = 423\text{mW}$$

DRV1101

Load Related



To compute the internal junction temperature, this power is multiplied by the junction to ambient thermal impedance (to get the temperature rise above ambient) then added to the ambient temperature. Using the specified maximum ambient temperature of $+85^{\circ}$ C, the junction temperature for the DRV1101 in an SO-8 package under these worst case conditions will be:

$$T_{I} = 85^{\circ}C + 0.423W \bullet 125^{\circ}C/W = 138^{\circ}C$$

The internal junction temperature should, in all cases, be limited to $< 150^{\circ}$ C. For a maximum ambient temperature of $+85^{\circ}$ C, this limits the internal temperature rise to less than 65°C. Figure 4 shows the temperature rise from ambient to junction for loads of 15Ω and 100Ω .




FIGURE 4. Junction Temperature Rise From Ambient for the DRV1101U.

INPUT INTERFACE CIRCUITS

DRV1101 is designed for operation with a differential input centered at $V_{DD}/2$. Signals that do not require DC coupling may be connected as shown in Figure 5 through blocking caps to a midpoint reference developed through resistor dividers from the supply voltage. The 1M Ω bias resistors determine four performance requirements.

- They bias the inputs at the supply midpoint.
- They provide a DC bias current path for the input of the DRV1101.
- They set the AC input impedance of the circuit to approximately 1MΩ.
- They set the low cutoff frequency along with C_B.

The bias resistors maybe set to a lower level if a lower input impedance is desired.




FIGURE 5. AC-Coupled Differential Input Interface.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV1101U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		DRV 1101U	Samples
DRV1101UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		DRV 1101U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated