Quad Bus Driver/Receiver with Transmit and Receiver Latches

The MC10H334 is a Quad Bus Driver/Receiver with transmit and receiver latches. When disabled, (\overline{OE} = high) the bus outputs will fall to –2.0 V. Data to be transmitted or received is passed through its respective latch when the respective latch enable (\overline{DLE} and \overline{RLE}) is at a low level. Information is latched on the positive transition of \overline{DLE} and \overline{RLE} . The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.6 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MC10H334



L SUFFIX CERAMIC PACKAGE CASE 732-03

P SUFFIX
PLASTIC PACKAGE
CASE 738-03

FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	l _{out}	50 100	mA	
Operating Temperature Range	TA	0 to +75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C	


ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	161	-	161	_	161	mA
Input Current High Pins 5,6,15,16 Pins 7,14 Pin 17	linH	 - -	397 460 520		273 297 357		273 297 357	μА
Input Current Low	linL	0.5	_	0.5	-	0.3	-	μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	V _{IH}	-1.17	-0.84	-1.13	-0.81	-1.07	0.735	Vdc
Low Input Voltage	V _{IL}	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

AC PARAMETERS

Propagation Delay Data-to-Bus Output DLE-to-Bus Output OE-to-Bus Output Bus-to-R0 RLE-to-R0 Data-to-Receiver R0	^t pd	0.5 1.0 0.5 0.5 0.5 1.0	2.5 2.7 2.5 1.9 2.1 3.8	0.5 1.0 0.5 0.5 0.5 1.0	2.5 2.7 2.5 1.9 2.1 3.8	0.5 1.0 0.5 0.5 0.5 1.0	2.5 2.7 2.5 1.9 2.1 3.8	ns
Rise Time	tr	0.5	2.2	0.5	2.2	0.5	2.2	ns
Fall Time	tf	0.5	2.2	0.5	2.2	0.5	2.2	ns

DIP & PLCC PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ftpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to –2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to –2.0 volts dc.

3/93

2

LOGIC DIAGRAM

