# CompactFlash ${ }^{\text {TM }}$ BUS-INTERFACE CHIP <br> WITH $\pm 15-\mathrm{kV}$ ESD PROTECTION, TRANSLATION, AND CARD-DETECT CIRCUITRY <br> Check for Samples: CF4320H 

## FEATURES

- $\pm 15-\mathrm{kV}$ Human-Body Model (HBM) ESD

Protection on Card Side

- Logic-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Supplies
- Integrated Card-Detect Circuitry
- Integrated Pullup/Pulldown Resistors Save Board Space and Cost
- Matched Pinout With CompactFlash ${ }^{\text {TM }}$ (CF) Connector Pin Configurations to Optimize PCB Layout
- Input-Disable Feature Allows Floating Input Conditions
- I ${ }_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Offered in 114-Ball LFBGA Package for SpaceConstrained Applications
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance
- $\pm 15-k V$ HBM
- $\pm 4-k V$ IEC61000-4-2, Contact Discharge (Latch-Up Immune)

TARGET APPLICATIONS

- GPS PDAs
- PDA Phones
- Industrial PDAs
- High-End Digital Cameras


## DESCRIPTION

The CF4320H is a CompactFlash ${ }^{T M}$ (CF) interface device designed to provide a single-chip solution for CF card interfaces. Separate $\mathrm{V}_{\mathrm{CC}}$ rails for the systembus side and the CF connector-bus side allow voltage-level shifting. This is helpful for interfacing between a core chipset that may operate from 3.3 V down to 1.65 V , and CF cards that operate from 3.3V or $5-\mathrm{V}$ supply voltages. All the input buffers feature the input-disable function, which allows conditional floating input signals. The input, output, and I/O buffers on the CF connector side have been defined to comply with CF+ and CF specification revisions 1.4 and 2.0.

TYPICAL APPLICATION


[^0]
## CARD-DETECT CIRCUIT

The CF4320H has an integrated card-detect circuit that generates a LOW card-detect signal when a CF card is plugged into the socket. This circuit is supplied by a separate power-supply pin, $\mathrm{V}_{\mathrm{CC} \text { sD }}$, which operates from 1.65 V to 5.5 V . The card-detect signal can be used to control a voltage regulator, which may power the CF slot and the CF side of the CF4320H. The inputs to this circuitry ( $\overline{C D 1}$ and $\overline{C D 2}$ ) have internal pullup resistors to pull them to a HIGH logic state if there is no card in the CF slot. $\mathrm{V}_{\mathrm{Cc} \text { _sD }}$ is particularly helpful when the core processor operates at a low $\mathrm{V}_{\mathrm{CC}}$, but the regulator needs a higher control-signal voltage.

## Table 1. CARD-DETECT <br> SIGNALS

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| CD1 | $\overline{\text { CD2 }}$ |  |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | H |

## BUS-TRANSCEIVER CIRCUIT

## Command and Status Bits

Most CF controllers are embedded in processors or microcontrollers and use GPIOs to send command signals and receive status signals from the card to manage operation. The CF interface consists of eight control signals and six status signals. The CF standard requires that each of these signals have a $100-\mathrm{k} \Omega$ pullup resistor. The CF 4320 H includes an internal $100-\mathrm{k} \Omega$ pullup resistor on the input of each of these signals, which saves board real estate and lowers overall system cost

COMMAND LINE BUFFERS ${ }^{(1)}$
(BVD1, BVD2, INPACK, OE, IORD, IOWR, READY, REG, CE1, CE2, WAIT, WE, WP)

| INPUTS |  |  |  |
| :---: | :---: | :---: | :---: |
| MASTER_EN | $\overline{\text { BUF_EN }}$ | INPUT | OUTPUT |
| L | L | H |  |
| L | L | L | L |
| L | H | X | Z, Command line buffer inputs can float. |
| H | X | X | Z, low-power mode |

(1) $\mathrm{X}=\mathrm{H}$ or L

| RESET $^{(1)}$ |  |  |
| :---: | :---: | :---: |
| INPUTS  OUTPUT <br> RESET   |  |  |
| MASTER_EN | SRESET |  |

(1) $\mathrm{X}=\mathrm{H}$ or L

## Data Bits

The CF4320H has 16 data lines organized as two groups of 8 bits each. The $\overline{E N L}$ signal controls the lower 8 bits (D07-D00), while the ENH signal controls the upper 8 bits (D15-D08).

LOWER 8-BIT DATA BUS TRANSCEIVERS ${ }^{(1)}$
(D07-D00, SD07-SD00)

| INPUTS |  |  | OPERATION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { MASTER_EN }}$ | $\overline{\text { ENL }}$ | DIR ( $\overline{\mathbf{S}} / \mathbf{C F})$ |  |
| L | L | H | SD data to D bus |
| L | L | L | D data to SD bus |
| L | H | X | Isolation. D07-D00 and SD07-SD00 inputs can float. |
| H | X | X | Isolation, low-power mode |

(1) $\mathrm{X}=\mathrm{H}$ or L

UPPER 8-BIT DATA BUS TRANSCEIVERS ${ }^{(1)}$ (D15-D08, SD15-SD08)

| INPUTS |  |  | OPERATION |
| :---: | :---: | :---: | :---: |
| MASTER_EN | $\overline{\text { ENH }}$ | DIR $\overline{\mathbf{S} / \mathbf{C F})}$ |  |
| L | L | H | SD data to D bus |
| L | L | L | D data to SD bus |
| L | H | X | Isolation. D15-D08 and SD15-SD08 inputs can float. |
| H | X | X | Isolation, low-power mode |

(1) $\mathrm{X}=\mathrm{H}$ or L

## Address Bits

The CF4320H has 11 unidirectional address bits flowing from the system to the CF card.
ADDRESS BUS BUFFERS ${ }^{(1)}$

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| MASTER_EN | BUF_EN | SA | A |
| L | L | H | H |
| L | L | L | L |
| L | H | X | Z, SA inputs can float. |
| H | X | X | Z, low-power mode |

(1) $\mathrm{X}=\mathrm{H}$ or L

## Direction Signal Bit

The $\operatorname{DIR}(\overline{\mathrm{S}} / \mathrm{CF})$ input controls the data direction between the system bus and the CF card. The CF4320H has circuitry to generate a DIR_OUT signal using the $\overline{\text { SOE }}$ and $\overline{\text { SIORD }}$ signals. DIR( $\overline{\mathrm{S}} / \mathrm{CF})$ and DIR_OUT are placed adjacent to each other, which is convenient for connecting DIR( $\overline{\mathrm{S}} / \mathrm{CF})$ and DIR_OUT, if DIR_OUT is used. This saves an additional signal from the system controller to control the data direction. When either SOE or SIORD is low, the data direction is from the CF card side to the system side (DIR_OUT = L).

| DIR_OUT ${ }^{(1)}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | INPUTS |  |  | OUTPUT |
| $\overline{\text { BUF_EN }}$ | $\overline{\text { MASTER_EN }}$ | $\overline{\text { SOE }}$ | $\overline{\text { SIORD }}$ | DIR_OUT |
| L | L | L | L | L |
| L | L | L | H | L |
| L | L | H | L | L |
| L | L | H | H | H |
| H | L | X | X | L |
| X | H | X | X | Z, low-power mode |

(1) $\mathrm{X}=\mathrm{H}$ or L

## BOARD-OPTIMIZED PIN CONFIGURATION



TERMINAL ASSIGNMENTS

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | D12 | D04 | D03 | SD14 | SD12 | SD11 |
| B | D13 | D05 | D11 | SD13 | SD10 | SD09 |
| C | D14 | D06 | SD15 | $\overline{\text { SINPACK }}$ | SD08 | SD07 |
| D | D15 | D07 | $\mathrm{V}_{\text {CC_CF }}$ | $\mathrm{V}_{\text {CC_S }}$ | SD06 | SD05 |
| E | CE2 | CE1 | GND | GND | SD04 | SD03 |
| F | OE | A10 | $\mathrm{V}_{\text {CC_CF }}$ | $\mathrm{V}_{\text {CC_S }}$ | SD02 | SD01 |
| G | A09 | $\overline{\text { IORD }}$ | GND | GND | SD00 | SCE1 |
| H | A08 | $\overline{\text { IOWR }}$ | $\mathrm{V}_{\text {CC_CF }}$ | $\mathrm{V}_{\text {CC_S }}$ | ENL | ENH |
| J | A07 | WE | GND | GND | MASTER_EN | BUF_EN |
| K | A06 | READY | A05 | SCE2 | SOE | SIORD |
| L | A04 | RESET | GND | GND | SWE | SIOWR |
| M | A03 | WAIT | $\mathrm{V}_{\text {CC_CF }}$ | $\mathrm{V}_{\text {CC_S }}$ | SREADY | SRESET |
| N | A02 | $\overline{\text { INPACK }}$ | GND | GND | $\overline{\text { SWAIT }}$ | $\overline{\text { SREG }}$ |
| P | A01 | $\overline{\mathrm{REG}}$ | $\mathrm{V}_{\text {CC_CF }}$ | GND | SBVD2 | SBVD1 |
| R | A00 | BVD2 | $\mathrm{V}_{\text {CC_CF }}$ | $V_{\text {CC_S }}$ | SA10 | SWP |
| T | D00 | BVD1 | $\mathrm{V}_{\text {CC_S }}$ | DIR( $\overline{\text { S }} / \mathrm{CF}$ ) | SA08 | SA09 |
| U | D01 | D08 | $\overline{\mathrm{CD1}}$ | DIR_OUT | SA06 | SA07 |
| V | D02 | D09 | $\overline{\mathrm{CD} 2}$ | SA00 | SA04 | SA05 |
| W | WP | D10 | $\overline{\text { SCD }}$ | SA01 | SA02 | SA03 |

## TERMINAL FUNCTIONS

| TERMINAL |  | DESCRIPTION | $\begin{aligned} & \text { REFERENCED } \\ & \text { TO } \end{aligned}$ | $1 / 0^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |  |
| A1 | D12 | Data bit 12 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| B1 | D13 | Data bit 13 connected to card | $\mathrm{V}_{\mathrm{CC}}$ CF | I/O |
| C1 | D14 | Data bit 14 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| D1 | D15 | Data bit 15 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| E1 | $\overline{\mathrm{CE} 2}$ | Card enable connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| F1 | $\overline{\mathrm{OE}}$ | Output enable connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| G1 | A09 | Address bit 9 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| H1 | A08 | Address bit 8 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| J1 | A07 | Address bit 7 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| K1 | A06 | Address bit 6 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| L1 | A04 | Address bit 4 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| M1 | A03 | Address bit 3 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| N1 | A02 | Address bit 2 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| P1 | A01 | Address bit 1 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| R1 | A00 | Address bit 0 connected to card | $\mathrm{V}_{\mathrm{CC} \text { _CF }}$ | 0 |
| T1 | D00 | Data bit 0 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| U1 | D01 | Data bit 1 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| V1 | D02 | Data bit 2 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/0 |
| W1 | WP | Write protect connected to card. Pulled up to $\mathrm{V}_{\text {CC_CF }}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\mathrm{CC} \text { _CF }}$ | 1 |
| A2 | D04 | Data bit 4 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| B2 | D05 | Data bit 5 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/0 |
| C2 | D06 | Data bit 6 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/0 |
| D2 | D07 | Data bit 7 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/O |
| E2 | $\overline{\mathrm{CE} 1}$ | Card enable connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| F2 | A10 | Address bit 10 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| G2 | $\overline{\text { ORD }}$ | I/O read connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| H2 | $\overline{\text { IOWR }}$ | I/O write connected to card | $\mathrm{V}_{\mathrm{CC} \text { _cF }}$ | 0 |
| J2 | $\overline{\text { WE }}$ | Write enable connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| K2 | READY | Ready connected to card. Pulled up to $\mathrm{V}_{\text {CC_cF }}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_CF }}$ | 1 |
| L2 | RESET | Reset connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 0 |
| M2 | WAIT | Wait connected to card. Pulled up to $\mathrm{V}_{\text {CC_CF }}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_CF }}$ | 1 |
| N2 | $\overline{\text { INPACK }}$ | Input acknowledge connected to card. Pulled up to $\mathrm{V}_{\text {CC_CF }}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_CF }}$ | 1 |
| P2 | $\overline{\mathrm{REG}}$ | Register connected to card | $\mathrm{V}_{\mathrm{CC} \text { _CF }}$ | 0 |
| R2 | BVD2 | BVD2 connected to card. Pulled up to $\mathrm{V}_{\text {CC_CF }}$ cF through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_CF }}$ | 1 |
| T2 | BVD1 | BVD1 connected to card. Pulled up to V $\mathrm{CC}_{\text {cF }}$ cF through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_CF }}$ | I |
| U2 | D08 | Data bit 8 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/0 |
| V2 | D09 | Data bit 9 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/0 |
| W2 | D10 | Data bit 10 connected to card | $\mathrm{V}_{\mathrm{CC} \text { _CF }}$ | 1/O |
| A3 | D03 | Data bit 3 connected to card | $\mathrm{V}_{\text {CC_CF }}$ | 1/0 |
| B3 | D11 | Data bit 11 connected to card | $\mathrm{V}_{\mathrm{CC} \text { _cF }}$ | 1/0 |
| C3 | SD15 | Data bit 15 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1/O |
| D3 | $\mathrm{V}_{\text {CC_CF }}$ | Card-side supply voltage. $\mathrm{V}_{\text {CC_CF }}$ powers all card-side inputs, outputs, and I/Os. |  | Power |
| E3 | GND | Ground |  |  |
| F3 | $\mathrm{V}_{\text {CC_CF }}$ | Card-side supply voltage. $\mathrm{V}_{\text {CC_CF }}$ powers all card-side inputs, outputs, and I/Os. |  | Power |
| G3 | GND | Ground |  |  |

(1) I = input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=$ input/output

TERMINAL FUNCTIONS (continued)

| TERMINAL |  | DESCRIPTION | $\begin{aligned} & \text { REFERENCED } \\ & \text { TO } \end{aligned}$ | $1 / 0^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |  |
| H3 | $\mathrm{V}_{\text {CC_CF }}$ | Card-side supply voltage. $\mathrm{V}_{\text {CC_CF }}$ powers all card-side inputs, outputs, and I/Os. |  | Power |
| J3 | GND | Ground |  |  |
| K3 | A05 | Address bit 5 connected to card | $\mathrm{V}_{\mathrm{CC}} \mathrm{CF}$ | 0 |
| L3 | GND | Ground |  |  |
| M3 | $\mathrm{V}_{\text {CC_CF }}$ | Card-side supply voltage. V $\mathrm{CC}_{\text {_CF }}$ powers all card-side inputs, outputs, and I/Os. |  | Power |
| N3 | GND | Ground |  |  |
| P3 | $\mathrm{V}_{\text {CC_CF }}$ | Card-side supply voltage. $\mathrm{V}_{\text {CC_CF }}$ powers all card-side inputs, outputs, and I/Os. |  | Power |
| R3 | $\mathrm{V}_{\text {CC_CF }}$ | Card-side supply voltage. $\mathrm{V}_{\text {CC_CF }}$ powers all card-side inputs, outputs, and I/Os. |  | Power |
| T3 | $\mathrm{V}_{\text {CC_SD }}$ | Card-detect supply voltage. $\mathrm{V}_{\text {CC_SD }}$ powers the card-detect circuitry. |  | Power |
| U3 | $\overline{\text { CD1 }}$ | Card detect connected to card. Pulled up to $\mathrm{V}_{\text {CC_CF }} \mathrm{cF}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_SD }}$ | 1 |
| V3 | $\overline{\mathrm{CD} 2}$ | Card detect connected to card. Pulled up to $\mathrm{V}_{\text {CC_CF }}$ through $100 \mathrm{k} \Omega$. | $V_{\text {CC_SD }}$ | 1 |
| W3 | $\overline{\text { SCD }}$ | Card detect connected to controller | $\mathrm{V}_{\text {CC_SD }}$ | 0 |
| A4 | SD14 | Data bit 14 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | I/O |
| B4 | SD13 | Data bit 13 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/O |
| C4 | SINPACK | Input acknowledge connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/O |
| D4 | VCC_S | Controller-side supply voltage. $\mathrm{V}_{\mathrm{CC}}$ s powers all controller-side inputs, outputs, and $\mathrm{I} / \mathrm{Os}$. |  | Power |
| E4 | GND | Ground |  |  |
| F4 | VCC_S | Controller-side supply voltage. $\mathrm{V}_{\mathrm{CC}}$ _s powers all controller-side inputs, outputs, and $\mathrm{I} / \mathrm{Os}$. |  | Power |
| G4 | GND | Ground |  |  |
| H4 | $\mathrm{V}_{\text {CC_S }}$ | Controller-side supply voltage. $\mathrm{V}_{\mathrm{CC}}$ s powers all controller-side inputs, outputs, and $\mathrm{I} / \mathrm{Os}$. |  | Power |
| J4 | GND | Ground |  |  |
| K4 | SCE2 | Card enable connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1 |
| L4 | GND | Ground |  |  |
| M4 | $\mathrm{V}_{\text {CC_S }}$ | Controller-side supply voltage. $\mathrm{V}_{\mathrm{CC}}$ _s powers all controller-side inputs, outputs, and $\mathrm{I} / \mathrm{Os}$. |  | Power |
| N4 | GND | Ground |  |  |
| P4 | GND | Ground |  |  |
| R4 | VCC_S | Controller-side supply voltage. $\mathrm{V}_{\mathrm{CC}}$ s powers all controller-side inputs, outputs, and I/Os. |  | Power |
| T4 | DIR( $\overline{\text { S }} / \mathrm{CF}$ ) | Direction controls flow of data from system to CF and vice-versa | $\mathrm{V}_{\text {cc_s }}$ | 1 |
| U4 | DIR_OUT | Data direction generated by CF4320H. Can be connected to DIR(言/CF). | $\mathrm{V}_{\text {CC_S }}$ | 0 |
| V4 | SAOO | Address bit 0 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| W4 | SAO1 | Address bit 1 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1 |
| A5 | SD12 | Data bit 12 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/0 |
| B5 | SD10 | Data bit 10 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | I/O |
| C5 | SD08 | Data bit 8 connected to controller | $\mathrm{V}_{\mathrm{CC} \text { _ }}$ | I/O |
| D5 | SD06 | Data bit 6 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1/O |
| E5 | SD04 | Data bit 4 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/O |
| F5 | SD02 | Data bit 2 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/0 |
| G5 | SD00 | Data bit 0 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1/O |
| H5 | ENL | Enable for data bits 0-7. Pulled up to $\mathrm{V}_{\mathrm{CC} \_} \mathrm{s}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| J5 | MASTER_EN | Enable for all transceivers and buffers except the card-detect circuitry | $\mathrm{V}_{\text {cc_s }}$ | I |
| K5 | $\overline{\text { SOE }}$ | Output enable connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1 |
| L5 | SWE | Write enable connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| M5 | SREADY | Ready connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 0 |

TERMINAL FUNCTIONS (continued)

| TERMINAL |  | DESCRIPTION | REFERENCED TO | $1 / 0^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |  |
| N5 | SWAIT | Wait connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 0 |
| P5 | SBVD2 | BVD2 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 0 |
| R5 | SA10 | Address bit 10 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | I |
| T5 | SA08 | Address bit 8 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | I |
| U5 | SA06 | Address bit 6 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| V5 | SA04 | Address bit 4 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1 |
| W5 | SA02 | Address bit 2 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| A6 | SD11 | Data bit 11 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1/0 |
| B6 | SD09 | Data bit 9 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/O |
| C6 | SD07 | Data bit 7 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1/O |
| D6 | SD05 | Data bit 5 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1/O |
| E6 | SD03 | Data bit 3 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | I/O |
| F6 | SD01 | Data bit 1 connected to controller | $\mathrm{V}_{\text {cc_S }}$ | 1/0 |
| G6 | SCE1 | Card enable connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| H6 | ENH | Enable for data bits 8-15. Pulled up to $\mathrm{V}_{\text {CC_s }}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| J6 | BUF_EN | Enable for address and control/status lines. Pulled up to $\mathrm{V}_{\text {CC_s }}$ through $100 \mathrm{k} \Omega$. | $\mathrm{V}_{\text {CC_S }}$ | I |
| K6 | $\overline{\text { SIORD }}$ | I/O read connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| L6 | SIOWR | I/O write connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1 |
| M6 | SRESET | Reset connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| N6 | $\overline{\text { SREG }}$ | Register connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| P6 | SBVD1 | BVD1 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 0 |
| R6 | SWP | Write protect connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 0 |
| T6 | SA09 | Address bit 9 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | I |
| U6 | SA07 | Address bit 7 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| V6 | SA05 | Address bit 5 connected to controller | $\mathrm{V}_{\text {CC_S }}$ | 1 |
| W6 | SA03 | Address bit 3 connected to controller | $\mathrm{V}_{\text {cc_s }}$ | 1 |

## LOGIC DIAGRAM



NOTE: $\mathrm{R} \mathrm{INT} \geq 100 \mathrm{k} \Omega$


## Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} \text { _S }}$ |  |  |  | -0.5 | 4.6 |  |
| $\mathrm{V}_{\text {CC_CF }}$ <br> $V_{C C \_S D}$ | Supply voltage range |  |  | -0.5 | 6.5 | V |
|  |  |  | SD, SA ${ }^{(2)}$ | -0.5 | 4.6 |  |
|  |  | I/O ports | D, A | -0.5 | 6.5 |  |
| V |  | Input port | $\overline{\text { SCE1 }}, \overline{\text { SCE2 }}, \overline{\text { SIORD }}$, SIOWR, $\overline{\text { SOE, }}$, SREG, $\overline{\text { SWE }}$ | -0.5 | 4.6 | V |
|  |  | Input ports | BVD1, BVD2, READY, INPACK, WAIT, WP | -0.5 | 6.5 |  |
|  |  | Control ports | $\frac{\text { DIR(Tु/CF), }}{\overline{E N L}, \overline{\text { ENH }}}$, | -0.5 | 4.6 |  |
|  | Voltage range applied to any output | System port |  | -0.5 | 4.6 |  |
| Vo | state ${ }^{(2)}$ | CF port |  | -0.5 | 6.5 | v |
|  | Voltage range applied to any output | System port |  | -0.5 | $\mathrm{V}_{\text {CC_S }}+0.5$ |  |
|  | in the high or low state ${ }^{(2)}$ | CF port |  | -0.5 | $\mathrm{V}_{\text {CC_CF }}+0.5$ |  |
| $\mathrm{I}_{\mathrm{IK}}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  |  | -50 | mA |
| Iok | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  |  | -50 | mA |
| Io | Continuous output current |  |  |  | $\pm 50$ | mA |
|  | Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ CFF,, $\mathrm{V}_{\text {CC_S }}$ |  |  | $\pm 100$ | mA |
| $\theta_{J A}$ | Package thermal impedance ${ }^{(4)}$ |  |  |  | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) This value is limited to 6.5 V maximum.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions ${ }^{(1)(2)(3)}$

|  |  |  | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\text {cco }}$ | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC_SD }}$ | Card-detect supply voltage |  |  |  | 1.65 5.5 | V |
| $\mathrm{V}_{\text {CC_S }}$ | System-side supply voltage |  |  |  | 1.65 V ${ }_{\text {CC_CF }}$ | V |
| $\mathrm{V}_{\text {CC_CF }}$ | CF-side supply voltage |  |  |  | $3 \quad 5.5$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | Card-detect inputs (CD1, CD2) | 1.65 V to 5.5 V |  | $\mathrm{V}_{\text {CC_SD }} \times 0.65$ | V |
| VIL | Low-level input voltage | Card-detect inputs ( $\overline{\mathrm{CD} 1}, \overline{\mathrm{CD} 2)}$ | 1.65 V to 5.5 V |  | VCC_SD $\times 0.35$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | System port (SD, SA, SRESET) | 1.65 V to 1.95 V |  | $\mathrm{V}_{\text {CC_S }} \times 0.65$ | V |
|  |  |  | 1.95 V to 2.7 V |  | 1.7 |  |
|  |  |  | 2.7 V to 3.6 V |  | 2 |  |
| VIL | Low-level input voltage | System port <br> (SD, SA, SRESET) | 1.65 V to 1.95 V |  | $\mathrm{V}_{\text {CC_S }} \times 0.35$ | V |
|  |  |  | 1.95 V to 2.7 V |  | 0.7 |  |
|  |  |  | 2.7 V to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | Control inputs <br> (DIR, MASTER EN, <br> ENL, ENH, BUF_EN) | 1.65 V to 1.95 V |  | $\mathrm{V}_{\text {CC_S }} \times 0.65$ | V |
|  |  |  | 1.95 V to 2.7 V |  | 1.7 |  |
|  |  |  | 2.7 V to 3.6 V |  | 2 |  |
| VIL | Low-level input voltage | Control inputs <br> (DIR, MASTER_EN, <br> ENL, ENH, BUF_EN) | 1.65 V to 1.95 V |  | $\mathrm{V}_{\text {CC_S }} \times 0.35$ | V |
|  |  |  | 1.95 V to 2.7 V |  | 0.7 |  |
|  |  |  | 2.7 V to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | CF port (D, A) | 3 V to 3.6 V |  | 2 | V |
|  |  |  | 4.5 V to 5.5 V |  | $\mathrm{V}_{\text {CC_CF }} \times 0.7$ |  |
| VIL | Low-level input voltage | CF port (D, A) | 3 V to 3.6 V |  | 0.8 | V |
|  |  |  | 4.5 V to 5.5 V |  | $\mathrm{V}_{\text {CC_CF }} \times 0.3$ |  |
| $\mathrm{V}_{\mathrm{O}}$ | Card-detect output voltage |  |  |  | $0 \quad \mathrm{~V}_{\text {CC_S }}$ | V |
|  | System-side output voltage |  |  |  | $0 \quad \mathrm{~V}_{\text {CC_S }}$ |  |
|  | CF-side output voltage |  |  |  | $0 \quad \mathrm{~V}_{\text {CC_CF }}$ |  |
| IOH | High-level output current | Card detect |  | 1.65 V to 1.95 V | -2 | mA |
|  |  |  |  | 1.95 V to 2.7 V | -4 |  |
|  |  |  |  | 2.7 V to 3.6 V | -8 |  |
|  |  |  |  | 4.5 V to 5.5 V | -12 |  |
| loL | Low-level output current | Card detect |  | 1.65 V to 1.95 V | 2 | mA |
|  |  |  |  | 1.95 V to 2.7 V | 4 |  |
|  |  |  |  | 2.7 V to 3.6 V | 8 |  |
|  |  |  |  | 4.5 V to 5.5 V | 12 |  |
| IOH | High-level output current | System port |  | 1.65 V to 1.95 V | 2 | mA |
|  |  |  |  | 1.95 V to 2.7 V | 6 |  |
|  |  |  |  | 2.7 V to 3.6 V | 12 |  |
| lol | Low-level output current | System port |  | 1.65 V to 1.95 V | 2 | mA |
|  |  |  |  | 1.95 V to 2.7 V | 6 |  |
|  |  |  |  | 2.7 V to 3.6 V | 12 |  |
| ${ }^{\mathrm{OH}}$ | High-level output current | CF port |  | 3 V to 3.6 V | 12 | mA |
|  |  |  |  | 4.5 V to 5.5 V | 16 |  |
| loL | Low-level output current | CF port |  | 3 V to 3.6 V | 12 | mA |
|  |  |  |  | 4.5 V to 5.5 V | 16 |  |

(1) $V_{C C I}$ is the $V_{C C}$ associated with the input port.
(2) $V_{C c O}$ is the $V_{C c}$ associated with the output port.
(3) All unused data inputs of the device must be held at $\mathrm{V}_{\mathrm{CCI}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Recommended Operating Conditions ${ }^{(1)(2)(3)}$ (continued)

|  |  | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\text {cco }}$ | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | 1.65 V to 2.7 V |  |  | >20 | ns/V |
|  |  | 2.7 V to 3.6 V |  |  | >20 |  |
|  |  | 4.5 V to 5.5 V |  |  | >20 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

over recommended operating free-air temperature range (CF card-detect logic) (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc_s }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{1 H}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 5.5 V | $\mathrm{V}_{\text {CC_SD }}-0.1$ |  | $\mathrm{V}_{\text {CC_SD }}-0.2$ | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 1.65 V | 1.2 |  | 1.2 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.3 V | 2 |  | 2 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.7 V | 2.3 |  | 2.3 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 3 V | 2.4 |  | 2.4 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 4.5 V | 3.8 |  | 3.8 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{l}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | 1.65 V to 5.5 V |  | 0.1 | 0.2 | V |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | 1.65 V |  | 0.2 | 0.2 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 2.3 V |  | 0.2 | 0.2 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ | 2.7 V |  | 0.3 | 0.3 |  |  |
|  |  |  | 3 V |  | 0.4 | 0.4 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ | 4.5 V |  | 0.5 | 0.5 |  |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC} \text { _SD }}$ |  | 1.65 V to 5.5 V |  | $\pm 0.5$ | $\pm 1$ | $\mu \mathrm{A}$ |  |
|  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  |  | -55 | -60 |  |  |
| $\mathrm{l}_{\text {fff }}$ | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 0 V |  | 55 | 60 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\text {INT }}$ | $\overline{\mathrm{CD} 1}=\mathrm{GND}, \overline{\mathrm{CD} 2}=\mathrm{GND}$ |  | 1.65 V to 5.5 V |  | 150300 | 100300 | $\mathrm{k} \Omega$ |  |
| ICC_SD | $\begin{aligned} & \overline{\mathrm{CD1}} \text { and } \overline{\mathrm{CD2}}=\mathrm{V}_{\mathrm{CC} \text { _SD }} \\ & \mathrm{l}_{\mathrm{O} \_\mathrm{SD}}=0 \end{aligned}$ |  | 5.5 V |  | 0.5 | 1 | $\mu \mathrm{A}$ |  |
|  | $\begin{aligned} & \overline{\overline{\mathrm{CD1}} \text { or } \overline{\overline{\mathrm{CD2}}}=\mathrm{GND},} \\ & \overline{\mathrm{CD2}} \text { or } \overline{\mathrm{CD1}}=\mathrm{V}_{\mathrm{CC}} \mathrm{SD}, \\ & \mathrm{I}_{\mathrm{L}} \mathrm{SD}=0 \end{aligned}$ |  |  |  | 10 | 10 |  |  |
| $\mathrm{C}_{1} \overline{\mathrm{CD} 1}$ or $\overline{\mathrm{CD} 2}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC_SD }}$ or GND |  | 5.5 V |  | 9 |  | pF |  |

Electrical Characteristics ${ }^{(1)(2)}$
over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc_s }}$ | V $\mathrm{Cc}_{\text {_ }} \mathrm{cF}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP |  |  | MAX | MIN | MAX |  |
| $\mathrm{V}_{\text {T+ }}$ | $\overline{\text { SOE }, ~} \overline{\text { SCE }}$, SCE2, SIORD, SIOWR, SWE, SREG |  |  |  |  | 1.65 V | 3 V to 5.5 V |  | 0.95 |  | 0.6 | 1.4 | V |
|  |  |  |  | 2.3 V |  | 1.32 |  |  | 0.9 | 1.8 |  |  |
|  |  |  |  | 2.7 V |  | 1.49 |  |  | 1 | 2 |  |  |
|  |  |  |  | 3 V |  | 1.67 |  |  | 1.2 | 2.2 |  |  |
| $\mathrm{V}_{\text {T- }}$ | $\overline{\text { SOE }} \overline{\text { SCE }}$, SCE2, SIORD, SIOWR, SWE, |  |  | 1.65 V | 3 V to 5.5 V |  | 0.66 |  | 0.19 | 0.8 | V |  |
|  |  |  |  | 2.3 V |  |  | 0.87 |  | 0.39 | 1.15 |  |  |
|  |  |  |  | 2.7 V |  |  | 0.98 |  | 0.49 | 1.32 |  |  |
|  |  |  |  | 3 V |  |  | 1.08 |  | 0.59 | 1.5 |  |  |
| $\Delta \mathrm{V}_{\mathrm{T}}$ | SOE, SCE1, <br> SCE2, SIORD, <br> SIOWR, SWE, <br> SREG |  |  | 1.65 V | 3 V to 5.5 V |  | 0.31 |  | 0.1 | 0.7 | V |  |
|  |  |  |  | 2.3 V |  |  | 0.46 |  | 0.25 | 0.7 |  |  |
|  |  |  |  | 2.7 V |  |  | 0.52 |  | 0.3 | 0.9 |  |  |
|  |  |  |  | 3 V |  |  | 0.61 |  | 0.4 | 0.9 |  |  |
| $\mathrm{V}_{\text {T+ }}$ | BVD1, BVD2, READY, INPACK, WAIT |  |  |  | 3 V |  | 1.67 |  | 1.3 | 2.2 | V |  |
|  |  |  |  | to 3.6 V | 4.5 V |  | 2.44 |  | 1.9 | 3.1 |  |  |
| $\mathrm{V}_{\text {T- }}$ | BVD1, BVD2, READY, $\overline{\text { INPACK, }} \overline{\text { WAIT, }}$ WP |  |  |  | 3 V |  | 1.11 |  | 0.6 | 1.5 | V |  |
|  |  |  |  | to 3.6 V | 4.5 V |  | 1.43 |  | 1 | 2 |  |  |
| $\Delta \mathrm{V}_{\mathrm{T}}$ | $\begin{aligned} & \text { BVD1, BVD2, } \\ & \text { READY, } \\ & \text { INPACK, WAIT } \end{aligned}$ |  |  | 1.65 V | 3 V |  | 0.58 |  | 0.35 | 1 | V |  |
|  |  |  |  | to 3.6 V | 4.5 V |  | 1.02 |  | 0.6 | 1.5 |  |  |
| $\mathrm{V}_{\mathrm{T}_{+}}$ | $\begin{aligned} & \frac{\overline{\text { BUF_EN, }} \overline{\mathrm{ENL}},}{\frac{\text { ENL, }}{\text { MASTER_EN }}}, \end{aligned}$ |  |  | 1.65 V | 3 V to 5.5 V |  | 1 |  | 0.6 | 1.4 | V |  |
|  |  |  |  | 2.3 V |  |  | 1.37 |  | 1.1 | 1.8 |  |  |
|  |  |  |  | 2.7 V |  |  | 1.54 |  | 1.1 | 2 |  |  |
|  |  |  |  | 3 V |  |  | 1.72 |  | 1.3 | 2.2 |  |  |
| $\mathrm{V}_{\text {T- }}$ | $\overline{B U F}$ _EN, $\overline{E N H}$, ENL, <br> MASTER_EN |  |  | 1.65 V | 3 V to 5.5 V |  | 0.34 |  | 0.15 | 1 | V |  |
|  |  |  |  | 2.3 V |  |  | 0.63 |  | 0.15 | 1.2 |  |  |
|  |  |  |  | 2.7 V |  |  | 0.75 |  | 0.2 | 1.32 |  |  |
|  |  |  |  | 3 V |  |  | 0.88 |  | 0.4 | 1.5 |  |  |
| $\Delta \mathrm{V}_{\mathrm{T}}$ | $\begin{aligned} & \overline{\text { BUF_EN, }} \overline{\text { ENH, }}, \\ & \hline \frac{\text { ENL, }}{\text { MASTER_EN }} \end{aligned}$ |  |  | 1.65 V | 3 V to 5.5 V |  | 0.67 |  | 0.08 | 1.1 | V |  |
|  |  |  |  | 2.3 V |  |  | 0.76 |  | 0.2 | 1.2 |  |  |
|  |  |  |  | 2.7 V |  |  | 0.8 |  | 0.26 | 1.3 |  |  |
|  |  |  |  | 3 V |  |  | 0.86 |  | 0.3 | 1.4 |  |  |
| $\mathrm{V}_{\mathrm{OH} \text { _s }}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ | $\begin{aligned} & 1.65 \mathrm{~V} \\ & \text { to } 3.6 \mathrm{~V} \end{aligned}$ | 3 V to 5.5 V | $\begin{array}{r} \mathrm{V}_{\mathrm{CC}, \mathrm{~S}} \\ -0.1 \end{array}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}, \mathrm{~S}} \\ -0.2 \end{gathered}$ |  | V |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 1.65 V | 1.2 |  |  |  | 1.2 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.3 V | 2 |  |  |  | 2 |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.7 V | 2.3 |  |  |  | 2.3 |  |  |  |
|  |  | $\mathrm{IOH}^{\text {}}=-12 \mathrm{~mA}$ | 3 V | 2.4 |  |  |  | 2.4 |  |  |  |
| VoL_s |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | $\begin{aligned} & 1.65 \mathrm{~V} \\ & \text { to } 3.6 \mathrm{~V} \end{aligned}$ | 3 V to 5.5 V |  |  | 0.1 |  | 0.2 | V |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  | 1.65 V |  |  |  | 0.2 |  | 0.2 |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 2.3 V |  |  |  | 0.2 |  | 0.2 |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ |  | 2.7 V |  |  |  | 0.3 |  | 0.3 |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 3 V |  |  |  | 0.5 |  | 0.5 |  |  |  |

(1) $V_{C C I}$ is the $V_{C C}$ associated with the input port.
(2) $V_{C C O}$ is the $V_{C C}$ associated with the output port.

## Electrical Characteristics ${ }^{(1)(2)}$ (continued)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc_s }}$ | Vcc_cF | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP MAX |  |  | MIN MAX |  |
| $\mathrm{V}_{\mathrm{OH} \text { _CF }}$ |  |  |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\begin{gathered} 1.65 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 3 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{CC}_{-} \mathrm{CF}} \\ -0.1 \end{array}$ |  | $\begin{array}{r} \mathrm{V}_{\mathrm{CC} C F} \\ -0.2 \end{array}$ | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=12 \mathrm{~mA}$ | 3 V |  | 2.4 |  |  | 2.4 |  |  |
|  |  | $\mathrm{IOH}=16 \mathrm{~mA}$ | 5.5 V |  | 3.8 |  |  | 3.8 |  |  |
| Vol_CF |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | $\begin{gathered} 1.65 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 3 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | 0.1 | 0.2 | V |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ | 3 V |  |  | 0.5 | 0.5 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ | 5.5 V |  |  | 0.5 | 0.5 |  |  |
| 1 | Inputs without pullup resistor |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CCI}}{ }^{(3)}$ |  | $\begin{gathered} 1.65 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 3.6 \mathrm{~V} \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ |  | $\pm 0.5$ | $\pm 1$ | $\mu \mathrm{A}$ |  |
|  | Inputs with pullup resistor |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CII}}{ }^{(3)}$ |  |  | $\begin{aligned} & 3 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | $\pm 0.5$ | $\pm 1$ |  |  |
|  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  |  |  | 55 | 60 |  |  |  |
| 1 fff | S port | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 0 V | $\begin{gathered} 0 \text { to } \\ 5.5 \mathrm{~V} \end{gathered}$ |  | $\pm 0.5$ | $\pm 1$ | $\mu \mathrm{A}$ |  |  |
|  | CF port |  |  | $\begin{gathered} 0 \text { to } \\ 3.6 \mathrm{~V} \end{gathered}$ | 0 V |  | $\pm 0.5$ | $\pm 1$ |  |  |  |
| ${ }_{\text {l }}^{\text {(4) }}$ | S or CF output ports | $V_{0}=V_{\text {CCO }} \text { or }$ <br> GND, <br> $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCI}}$ or GND | $\overline{\text { MASTER_EN }}=\mathrm{V}_{\mathrm{IH}}$ | 3.6 V | 5.5 V |  | $\pm 0.5$ | $\pm 1$ | $\mu \mathrm{A}$ |  |  |
|  | CF outputs |  | MASTER_EN $=$ don't care |  | 0 V |  | $\pm 0.5$ | $\pm 1$ |  |  |  |
| ICc_s | Inputs <br> (SD15-SD00, <br> SA10-SA00, <br> SCE1, SCE2, <br> SIORD, SIOWR, <br> SOE, SREG, <br> SWE) | $\begin{aligned} & V_{1}=V_{c c \_s} \text { or } \\ & \text { GND } \end{aligned}$ |  | $\begin{gathered} 1.65 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 3.6 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | 1.5 | 3 | $\mu \mathrm{A}$ |  |  |
|  | Control inputs (ENL, ENH, BUF_EN) | $\begin{aligned} & \overline{\mathrm{ENL}}=\overline{\mathrm{ENH}}= \\ & \overline{\mathrm{BUF} \_\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}} \mathrm{~s} \end{aligned}$ | $\mathrm{I}_{\mathrm{O}}=0,$ <br> $\operatorname{DIR}(\bar{S} / C F)=V_{\text {CC_s }}$, <br> All other inputs = <br> $\mathrm{V}_{\text {CC_S }}$ or GND |  |  |  | 1.5 | 3 |  |  |  |
|  |  | One of ENL, <br> ENH, $\overline{B U F}$ _EN $=$ <br> GND, <br> Others $=\mathrm{V}_{\mathrm{CC}} \mathrm{s}$ |  |  |  |  | 36 | 36 |  |  |  |

(1) $V_{C C I}$ is the $V_{C C}$ associated with the input port.
(2) $V_{c c o}$ is the $V_{C c}$ associated with the output port.
(3) $V_{C C I}=V_{C C}$ for DIR( $\left.\bar{S} / C F\right), \overline{E N L}, \overline{E N H}$, SD15-SD00, SA10-SA00, $\overline{\text { MASTER_EN, }}$, SRESET, $\overline{\text { SCE1 }}, \overline{S C E 2}, \overline{S I O R D}, \overline{S I O W R}, \overline{S O E}$, SREG, SWE, BUF_EN
$\mathrm{V}_{\mathrm{CCI}}=\mathrm{V}_{\text {CC_CF }}$ for $\overline{\text { D15 }} 15-\mathrm{D} 00$, BVD1, BVD2, $\overline{\text { NPACK }}$, READY, $\overline{\text { WAIT, WP }}$
(4) For I/O ports, the parameter Ioz includes the input leakage current.

## Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc_s }}$ | $\mathrm{V}_{\text {CC_CF }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP |  |  | MAX | MIN | MAX |  |
| ICc_CF | $\begin{aligned} & \text { Input } \\ & \text { (D15-D00) } \end{aligned}$ |  |  | $\begin{aligned} & V_{1}=V_{C C} C F \\ & \text { or GND } \end{aligned}$ | $\mathrm{I}_{\mathrm{O}}=0,$ <br> $\operatorname{DIR}(\overline{\mathrm{S}} / \mathrm{CF})=\mathrm{GND}$, <br> BVD1, BVD2, INPACK, <br> READY, WAIT, WP = <br> $\mathrm{V}_{\mathrm{CC}} \mathrm{CF}$ | $\begin{gathered} 1.65 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 3 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.5 | 33 |  | $\mu \mathrm{A}$ |
|  | Inputs <br> (BVD1, BVD2, INPACK, READY, WAIT, WP) | $\begin{aligned} & \text { BVD1 = BVD2 = } \\ & \text { INPACK }= \\ & \text { READY WAIT }= \\ & \text { WP = VCC_CF } \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=0, \\ & \mathrm{DIR}(\mathrm{~S} / \mathrm{CF})=\mathrm{GND}, \\ & \mathrm{D} 15-\mathrm{DOO}=\mathrm{V}_{\text {CC_CF }} \text { or } \\ & \text { GND } \end{aligned}$ |  |  |  |  | 1.5 |  |  |  |
|  |  | One of BVD1, DVD2, INPACK, READY, WAIT, WP = GND, All others $=\mathrm{V}_{\mathrm{CC}} \mathrm{CF}$ | $\begin{aligned} & \mathrm{I}_{0}=0, \\ & \mathrm{DIR}(\overline{\mathrm{~S}} / \mathrm{CF})=\mathrm{GND}, \\ & \mathrm{D} 15-\mathrm{DOO}=\mathrm{V}_{\mathrm{CC}} \mathrm{CF} \text { or } \\ & \text { GND } \end{aligned}$ |  |  |  |  | 60 |  | 60 |  |  |  |
| $\mathrm{R}_{\text {INT }}$ |  |  |  | $\begin{gathered} 1.65 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 3 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | 150 | 300 |  | 300 | k $\Omega$ |  |
| $\mathrm{C}_{1}$ | Control inputs | $\mathrm{V}_{1}=3.3 \mathrm{~V}$ or GND |  | 3.3 V | 3.3 V |  | 3 |  |  |  | pF |  |
|  | SAxx, $\overline{\text { SOE, }}$ SCE1, SCE2, SIORD, SIOWR, SREG, SWE |  |  |  |  | 3 |  |  |  |  |  |
|  | Axx, BVD1, BVD2, READY, INPACK, WAIT, WP |  |  |  |  | 9 |  |  |  |  |  |
| $\mathrm{C}_{\text {io }}$ | S I/O ports | $\mathrm{V}_{\mathrm{O}}=3.3 \mathrm{~V}$ or GND |  |  | 3.3 V | 3.3 V |  | 7 |  |  |  | pF |  |
|  | CF I/O ports |  |  |  |  |  | 12 |  |  |  |  |  |  |

## Switching Characteristics

over recommended operating free-air temperature range ( $\overline{\mathrm{CD1}}, \overline{\mathrm{CD} 2}$ ) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\text {CC_S }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ | $\overline{\mathrm{CD} 1}$ or $\overline{\mathrm{CD}} 2$ | $\overline{S C D}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 3.1 | 7.1 | 13.5 | 1.8 | 15.5 | ns |
|  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 2.7 | 4.6 | 7.1 | 1.6 | 9.1 |  |
|  |  |  | 2.7 V | 2.4 | 4 | 5.7 | 1.6 | 9.1 |  |
|  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2 | 3.4 | 5.1 | 1.2 | 6.8 |  |
|  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 1.7 | 2.6 | 3.6 | 1 | 5.5 |  |

## Switching Characteristics

over recommended operating free-air temperature range (BVD1, BVD2, INPACK, READY, WAIT, WP) (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | TEST CONDITIONS | $\mathrm{V}_{\text {cc_s }}$ | $\mathrm{V}_{\text {cc_c }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {pd }}$ | CF input | S output | $\overline{\text { MASTER_EN }}=$ $\overline{B U F}$ EN $=V_{\text {IL }}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.1 | 6 | 10.2 | 2.4 | 12.9 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.9 | 5.6 | 9.6 | 2.2 | 13.9 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.7 | 4.6 | 6.5 | 1.9 | 10 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.5 | 4.2 | 5.8 | 1.7 | 8.6 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.5 | 4 | 5.6 | 1.6 | 8.8 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.3 | 3.6 | 4.9 | 1.5 | 7 |  |
| $t_{\text {en }}$ | $\overline{\text { MASTER_EN }}$ | S output | $\overline{\text { BUF_EN }}=\mathrm{V}_{\mathrm{IL}}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.1 | 18.9 | 30.7 | 9.2 | 35.5 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.1 | 19.3 | 30.9 | 8 | 35.6 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.9 | 12.9 | 17.4 | 6.9 | 22.6 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.9 | 13.1 | 17.4 | 7 | 22.6 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.5 | 11.2 | 13.4 | 6.3 | 18.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.5 | 11.3 | 13.5 | 6.3 | 18.2 |  |
| $\mathrm{t}_{\text {dis }}$ | MASTER_EN | S output | $\overline{\text { BUF_EN }}=\mathrm{V}_{\text {IL }}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.8 | 13.7 | 23.9 | 6 | 25.1 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.1 | 13.4 | 22 | 5.4 | 23.3 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.9 | 8.6 | 13.3 | 4 | 14.5 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.6 | 8.5 | 13.6 | 3.9 | 14.5 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 5 | 8.1 | 12.2 | 4.2 | 13.2 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.5 | 8 | 12.2 | 3.6 | 18.2 |  |
| $\mathrm{t}_{\text {en }}$ | BUF_EN | S output | $\begin{gathered} \overline{\text { MASTER_EN }} \\ \mathrm{V}_{\mathrm{IL}} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.7 | 17.7 | 33.2 | 7.6 | 35.5 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10.7 | 18.3 | 29.3 | 8.7 | 35.6 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.6 | 12.4 | 16.6 | 6.6 | 22.6 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.6 | 12.6 | 16.7 | 6.6 | 22.6 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.2 | 10.9 | 13 | 6.1 | 18.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.2 | 10.9 | 13 | 6.1 | 18.2 |  |
| $t_{\text {dis }}$ | BUF_EN | S output | $\begin{gathered} \overline{\text { MASTER_EN }}= \\ \mathrm{V}_{\mathrm{IL}} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.9 | 12.9 | 22.3 | 5.9 | 24.2 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5.4 | 12.4 | 20.5 | 4.8 | 22.8 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.4 | 8 | 12.7 | 3.6 | 14.5 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.2 | 7.9 | 12.8 | 3.6 | 14.2 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.6 | 7.7 | 11.7 | 3.8 | 12.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.1 | 7.6 | 11.7 | 3.3 | 12.4 |  |

## Switching Characteristics

over recommended operating free-air temperature range (data bus I/Os) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc} \text { _s }}$ | V $\mathrm{cc}_{\text {_ }} \mathrm{cF}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {pd }}$ | D | SD | $\begin{aligned} & \overline{\mathrm{MASTER} E N}= \\ & \overline{\mathrm{ENL}}=\overline{\mathrm{ENH}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.2 | 7.2 | 11.8 | 3 | 13.7 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.7 | 6.4 | 10.7 | 2.7 | 13.9 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.8 | 5.7 | 8 | 2.4 | 10 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.3 | 4.9 | 6.8 | 2.1 | 12.4 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.5 | 5.1 | 6.9 | 2.2 | 8.8 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3 | 4.3 | 5.7 | 1.8 | 7 |  |
|  | SD | D |  | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.4 | 5.7 | 9.8 | 2.6 | 11.1 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.1 | 5.4 | 9.6 | 2.4 | 9.6 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.8 | 4.3 | 6.2 | 1.9 | 8.2 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.6 | 3.8 | 5.4 | 1.7 | 7 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.5 | 3.7 | 5.2 | 1.5 | 7.2 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.2 | 3.3 | 4.5 | 1.4 | 6 |  |
| $\mathrm{t}_{\text {en }}$ | MASTER_EN | D | $\overline{\mathrm{ENL}}=\overline{\mathrm{ENH}}=\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 13.7 | 18.2 | 24.4 | 9.4 | 27.9 | ns |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 13.7 | 17.9 | 29.9 | 8 | 31 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12.3 | 15.1 | 18.8 | 7.9 | 23 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 12.3 | 14.8 | 17.6 | 8 | 21.8 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.6 | 14 | 17.1 | 7.3 | 21.4 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.6 | 13.7 | 15.9 | 7.4 | 20.3 |  |
|  |  | SD |  | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.6 | 19.6 | 31.8 | 9.4 | 36.3 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.7 | 20.1 | 32 | 9.5 | 36.2 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10.3 | 13.4 | 18 | 7.2 | 22.6 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10.3 | 13.6 | 18.1 | 7.1 | 22.6 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.8 | 11.6 | 14 | 6.4 | 18.3 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.8 | 11.7 | 14 | 6.4 | 18.2 |  |
| $\mathrm{t}_{\text {dis }}$ | MASTER_EN | D | $\overline{\mathrm{ENL}}=\overline{\mathrm{ENH}}=\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.6 | 12.8 | 18.1 | 7.3 | 20.2 | ns |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 7.6 | 11.5 | 16.4 | 6.3 | 17.8 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.8 | 10.8 | 14.7 | 6.4 | 16.4 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.7 | 9.4 | 12.6 | 5.4 | 13.8 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.2 | 9.9 | 13.4 | 5.9 | 15 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.1 | 8.6 | 11.4 | 4.8 | 12.5 |  |
|  |  | SD |  | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.9 | 12.9 | 21.7 | 6 | 24.2 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.1 | 12.6 | 20.8 | 5.3 | 22.8 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.9 | 7.9 | 11.8 | 4.1 | 14.5 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.7 | 7.8 | 11.7 | 3.9 | 14.2 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 5 | 7.1 | 9.8 | 4 | 12 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.7 | 7 | 9.8 | 3.8 | 18.2 |  |

## Switching Characteristics (continued)

over recommended operating free-air temperature range (data bus I/Os) (see Figure 1)

| PARAMETER | FROM | TO | TEST | $\mathrm{V}_{\mathrm{Cc} s}$ | $\mathrm{V}_{\mathrm{CC} \text { cF }}$ |  | $=25^{\circ}$ |  | -40 85 | to | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $t_{\text {en }}$ | $\overline{\mathrm{ENL}}$ or $\overline{\mathrm{ENH}}$ | D | $\overline{\text { MASTER_EN }}=\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.4 | 17.6 | 23.4 | 8.3 | 27.2 | ns |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 13.5 | 17.4 | 22.6 | 7.7 | 27.8 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12.3 | 15 | 18.5 | 7.9 | 22.8 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 12.3 | 14.7 | 17.4 | 8 | 21.6 |  |
|  |  |  |  | $\begin{gathered} 3.3 \mathrm{~V} \pm \\ 0.3 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.7 | 14.1 | 17 | 7.3 | 21.4 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.6 | 13.7 | 16 | 7.4 | 20.3 |  |
|  |  | SD |  | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.5 | 18.7 | 30.5 | 9.1 | 35.5 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.6 | 19.1 | 30.5 | 9.1 | 35.6 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10 | 13 | 17.4 | 6.8 | 22.6 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10 | 13.2 | 17.4 | 6.8 | 22.6 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.6 | 11.3 | 13.6 | 6.2 | 18.3 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.6 | 11.4 | 13.6 | 6.3 | 18.2 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{ENL}}$ or $\overline{\mathrm{ENH}}$ | D | $\overline{\text { MASTER_EN }}=\mathrm{V}_{\mathrm{IL}}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.5 | 12.1 | 16.8 | 7.2 | 20.2 | ns |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 7.7 | 10.8 | 15 | 6.3 | 16.6 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.6 | 10.4 | 13.8 | 6.2 | 16.4 |  |
|  |  |  |  | 0.2 V | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.9 | 9.1 | 11.9 | 5.4 | 13.1 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.3 | 9.7 | 12.9 | 5.9 | 15 |  |
|  |  |  |  | 0.3 V | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.5 | 8.4 | 11 | 5.2 | 12 |  |
|  |  | SD |  | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.5 | 12 | 20 | 5.7 | 24.2 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5.7 | 11.8 | 19 | 5 | 22.8 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.6 | 7.4 | 11.1 | 3.8 | 14.5 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.4 | 7.3 | 11.1 | 3.7 | 14.2 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.9 | 6.8 | 9.3 | 4 | 12 |  |
|  |  |  |  |  | $5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.3 | 6.7 | 9.2 | 3.5 | 18.2 |  |

## Switching Characteristics

over recommended operating free-air temperature range (SA10-SA00, $\overline{\text { SCE1 }}, \overline{\text { SCE2 }}, \overline{\text { SIORD }}, \overline{S I O W R}, \overline{S O E}, \overline{\text { SREG, }}, \overline{\text { SWE }})$
(see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | $\mathrm{V}_{\text {cc_s }}$ | $\mathrm{V}_{\text {cc_CF }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{pd}}$ | S input | CF output (control) | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =\overline{\text { BUF_EN }}= \\ V_{\mathrm{IL}} \end{gathered}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.4 | 6.1 | 9.8 | 2.5 | 10.4 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3 | 5.8 | 9.7 | 2.4 | 10.2 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.6 | 4.5 | 6.7 | 1.8 | 8.4 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.4 | 4.1 | 6 | 1.7 | 6.8 |  |
|  |  |  |  | $\begin{aligned} & 3.3 \mathrm{~V} \pm \\ & 0.3 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.2 | 3.9 | 5.8 | 1.4 | 7 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2 | 3.5 | 5 | 1.3 | 5.8 |  |
|  |  | CF output (A pins) | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =\overline{\text { BUF_EN }}= \\ V_{\text {IL }} \end{gathered}$ | $\begin{aligned} & 1.8 \mathrm{~V} \pm \\ & 0.15 \mathrm{~V} \end{aligned}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.4 | 5.7 | 8.7 | 2.8 | 10.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.3 | 5.4 | 8.2 | 2.8 | 9.7 |  |
|  |  |  |  | $\begin{gathered} 2.5 \mathrm{~V} \pm \\ 0.2 \mathrm{~V} \end{gathered}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.9 | 4.3 | 6.2 | 1.9 | 8.4 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.7 | 3.9 | 5.4 | 1.9 | 6.8 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.6 | 3.7 | 5.2 | 1.7 | 7 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 2.3 | 3.3 | 4.4 | 1.5 | 5.8 |  |
| $t_{\text {en }}$ | $\overline{\text { MASTER_EN }}$ | CF output (control) | $\overline{\text { BUF_EN }}=\mathrm{V}_{\mathrm{IL}}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10.8 | 17.9 | 24.8 | 7.9 | 29.7 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10.8 | 17.5 | 26.2 | 8.1 | 30.2 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 9.4 | 14.2 | 19.4 | 6.4 | 23.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 9.4 | 14.1 | 19.3 | 6.6 | 23.1 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.7 | 13.1 | 17.8 | 5.8 | 21.4 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 8.7 | 13 | 17.5 | 6 | 21.2 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { MASTER_EN }}$ | CF output (control) | $\overline{\text { BUF_EN }}=\mathrm{V}_{\mathrm{IL}}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.3 | 13.8 | 22.5 | 6.2 | 25.8 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.8 | 12.1 | 19.7 | 5.9 | 26.3 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.1 | 11.8 | 19.2 | 4.9 | 20.2 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5.9 | 10 | 16.3 | 4.6 | 19.8 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 5.6 | 11 | 18.3 | 4.6 | 19.1 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5.4 | 9.2 | 15.5 | 3.9 | 18 |  |
| $t_{\text {en }}$ | $\overline{\text { BUF_EN }}$ | CF output (A pins) | $\begin{gathered} \text { MASTER_EN } \\ =V_{\mathrm{IL}} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12.9 | 17.5 | 23.7 | 7.7 | 29.7 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 13.3 | 17.8 | 24.4 | 9.4 | 30.2 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.7 | 14.4 | 17.9 | 7.5 | 23.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.8 | 14.3 | 17.1 | 7.7 | 23.1 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11 | 13.3 | 16.2 | 6.9 | 21.4 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.1 | 13.2 | 15.3 | 6.5 | 21.2 |  |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { BUF_EN }}$ | CF output (A pins) | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =V_{\mathrm{IL}} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.9 | 13.6 | 19.7 | 7.5 | 25.8 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 7.6 | 11.8 | 17.1 | 6.6 | 26.3 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8 | 11.6 | 16 | 6.6 | 20.1 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.7 | 9.7 | 13.2 | 5 | 19.8 |  |
|  |  |  |  | $3.3 \vee \pm 0.3 \vee$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.7 | 10.6 | 14.7 | 6 | 18.2 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.1 | 8.9 | 11.9 | 4.9 | 18 |  |
| $t_{\text {en }}$ | $\overline{\text { BUF_EN }}$ | CF output (A pins) | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =\mathrm{V}_{\text {IL }} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12.3 | 16.4 | 21.9 | 7.7 | 27.2 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 12.6 | 16.7 | 22.6 | 8.6 | 29.1 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.2 | 13.8 | 17 | 7.1 | 21.7 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.4 | 13.7 | 16.3 | 7.3 | 21.5 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10.7 | 12.9 | 15.6 | 6.7 | 19.5 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10.8 | 12.8 | 14.8 | 6.5 | 19.6 |  |

## Switching Characteristics (continued)

over recommended operating free-air temperature range (SA10-SA00, $\overline{\text { SCE1 }}, \overline{\text { SCE2 }}, \overline{\text { SIORD }}, \overline{S I O W R}, \overline{S O E}, \overline{\text { SREG, }}, \overline{\text { SWE }})$
(see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | TEST CONDITIONS | $\mathrm{V}_{\text {cc_s }}$ | $\mathrm{V}_{\text {cc_cF }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $t_{\text {dis }}$ | $\overline{\text { BUF_EN }}$ | CF output (A pins) | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =V_{\text {IL }} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.4 | 13.9 | 21.2 | 7.2 | 23.2 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 7.6 | 12.3 | 18.5 | 6.6 | 23.7 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.7 | 12.3 | 18.2 | 6.4 | 19.8 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.7 | 10.6 | 15.3 | 5 | 18.4 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.2 | 11.5 | 16.4 | 5.9 | 18 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.4 | 10 | 14.3 | 4.9 | 17 |  |
| $t_{\text {en }}$ | $\overline{\text { BUF_EN }}$ | CF output | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =V_{I L} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 12.5 | 16.6 | 22.3 | 8.7 | 27.2 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 12.8 | 17 | 23.1 | 8.8 | 29.1 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 11.4 | 14.1 | 17.5 | 7.3 | 21.7 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11.6 | 14 | 16.9 | 7.4 | 21.5 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 10.9 | 13.2 | 16 | 6.8 | 20 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 11 | 13.1 | 15.3 | 6.5 | 19.6 |  |
| $t_{\text {dis }}$ | $\overline{\text { BUF_EN }}$ | CF output | $\begin{gathered} \overline{\text { MASTER_EN }} \\ =V_{\text {IL }} \end{gathered}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.6 | 13.9 | 21.5 | 7.4 | 23.2 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 7.7 | 12.1 | 19.8 | 6.6 | 23.7 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.9 | 12.3 | 18.5 | 6.5 | 19.8 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.6 | 10.4 | 17.1 | 5 | 18.4 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 7.4 | 11.7 | 17.5 | 6.1 | 18.9 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.1 | 9.7 | 16.2 | 4.9 | 17 |  |
| $t_{\text {en }}$ | $\overline{\text { MASTER_EN }}$ | DIR_OUT | $\overline{\text { BUF_EN }}=\mathrm{V}_{\text {IL }}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.1 | 14.2 | 29.6 | 4.9 | 32.8 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6 | 14.2 | 30 | 4.9 | 33.2 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.8 | 8.8 | 15.4 | 3.4 | 19.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.8 | 8.8 | 15.5 | 3.4 | 19.3 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.2 | 6.9 | 11.1 | 2.7 | 14.4 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.2 | 6.9 | 11.1 | 2.6 | 14.4 |  |
| $t_{\text {dis }}$ | $\overline{\text { MASTER_EN }}$ | DIR_OUT | $\overline{\text { BUF_EN }}=\mathrm{V}_{\text {IL }}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 5.4 | 10 | 16.6 | 4.2 | 32.6 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5.4 | 9.9 | 16.1 | 4.8 | 32.6 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.9 | 6.5 | 10.5 | 1.5 | 19.3 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.9 | 6.6 | 10.4 | 1.7 | 19.3 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 4.4 | 6.7 | 10.3 | 1.4 | 14.4 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 4.3 | 6.7 | 10.1 | 1.5 | 14.4 |  |
| $t_{\text {pd }}$ | $\frac{\overline{\text { SIORD }}}{\frac{\text { SOE }}{}}$ | DIR_OUT | $\overline{\text { BUF_EN }}=\mathrm{V}_{\mathrm{IL}}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 5 | 9.3 | 15.7 | 4 | 17.9 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5 | 9.3 | 15.7 | 4 | 17.9 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.9 | 6 | 8.5 | 2.8 | 11 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.9 | 6 | 8.5 | 2.8 | 11 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 3.3 | 4.7 | 6.2 | 2.2 | 8.2 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 3.3 | 4.7 | 6.2 | 2.2 | 8.2 |  |
| $t_{\text {pd }}$ | $\overline{\text { BUF_EN }}$ | DIR_OUT | $\overline{\text { BUF_EN }}=\mathrm{V}_{\text {IL }}$ | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 8.9 | 19.5 | 35.9 | 7.1 | 39.2 | ns |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 8.9 | 19.5 | 35.8 | 7 | 39.3 |  |
|  |  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 6.8 | 11.9 | 19.1 | 5 | 22.8 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 6.8 | 11.9 | 19.2 | 4.9 | 22.8 |  |
|  |  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 5.8 | 9 | 13.3 | 4 | 15.8 |  |
|  |  |  |  |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 5.8 | 9 | 13.3 | 3.9 | 15.9 |  |

## Operating Characteristics

| PARAMETER |  |  |  | TEST CONDITIONS |  | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pdS }}$ | Power dissipation capacitance per transceiver | System-port input, CF-port output | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ | 1.93 | pF |
|  |  |  | Outputs disabled |  |  | 0.04 |  |
|  |  | CF-port input, system-port output | Outputs enabled |  |  | 14.35 |  |
|  |  |  | Outputs disabled |  |  | 0.04 |  |
| $\mathrm{C}_{\mathrm{pdCF}}$ | Power dissipation capacitance per transceiver | System-port input, CF-port output | Outputs enabled | $C_{L}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ | 22.85 | pF |
|  |  |  | Outputs disabled |  |  | 0.04 |  |
|  |  | CF-port input, system-port output | Outputs enabled |  |  | 4.66 |  |
|  |  |  | Outputs disabled |  |  | 3.65 |  |

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## REVISION HISTORY

## Changes from Revision A (August 2006) to Revision B <br> Page

- Removed Ordering Information table. ............................................................................................................................... 2


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CF4320HZKFR | LIFEBUY | LFBGA | ZKF | 114 | 1000 | Green (RoHS $\&$ no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-3-260C-168 HR | -40 to 85 | CF4320 |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CF4320HZKFR | LFBGA | ZKF | 114 | 1000 | 330.0 | 24.4 | 5.8 | 16.3 | 1.8 | 8.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CF4320HZKFR | LFBGA | ZKF | 114 | 1000 | 336.6 | 336.6 | 41.3 |

ZKF (R-PBGA-N114)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-205 variation DC.
D. This package is lead-free. Refer to the 114 GKF package (drawing 4188954) for tin-lead (SnPb).

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
    Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

