

February 2015

FSA8069 Audio Jack IC Featuring Impedance and Moisture Detection

Features

- Detection:
 - Accessory Plug-In
 - Send / End Key Press
 - Impedance Detection
 - Prevents False Detection due to Moisture
- V_{DD}: 3.0 V to 4.5 V
- VIO: 1.6 V to VDD
- THD (MIC): 0.01% Typical
- 15 kV Air Gap ESD
- Detects 7 Steps of Headset Impedance
- Integrates LDO for MIC Bias Circuit
- MIC Switch Removes Audio Jack "Pop" and "Click" Caused by MIC Bias

Applications

- Any Device with 3.5 mm and 2.5 mm Audio Jack
- Cellular Phones, Smart Phones, and Tablets
- MP3, GPS, and PMP

Description

The FSA8069 is an audio jack detection switch for 3.5 mm and 2.5 mm headsets. The FSA8069 features impedance detection and moisture sensing, which prevents false detection of accessories in the audio jack. An integrated MIC switch allows a processor to configure attached accessories. An LDO provides DC bias to microphone and remote key circuit in accessory. The FSA8069 detects seven headset impedance steps and supports configurable gain in the amplifier according to the type of load. The architecture is designed to allow headphones to be used for listening to music from mobile handsets, personal media players, and portable peripheral devices.



Figure 1. Block Diagram

Ordering Information

Part Number	r Operating Top Ma		Package	Packing Method
FSA8069UCX ⁽¹⁾	-40°C to 85°C	MX	12-Ball WLCSP, 1.415 mm x 1.615 mm, 0.4 mm Pitch	Tape & Reel

Notes:

1. Includes backside lamination.



Notes:

- 2. 2.2 k Ω can generally be used in applications to bias the accessory microphone. Two separate resistors totaling 2.2 k Ω with a large capacitor between them can improve noise rejection performance, as shown in Figure 7.
- 3. A DC-blocking capacitor (typically 1 µF) should be used when the codec requires AC-coupled input only. This capacitor can be removed and be tied to directly without C1 if the MICIN of the codec supports DC-coupled input.
- 4. A pull-down resistor allows the FSA8069 to detect Hi-Z (open cable) type accessories due to J_DET contact to left when an accessory is inserted.

Pin Configuration



Pin Definitions

Name	Pin #	Туре	Description					
VDD	A1	Power	Device supply (3.0 V to 4.5 V)					
VIO	C3	Power	I/O supply (1.6 V to V _{DD})					
LDO	B1	Power	LDO output (2.8 V)					
J_DET	D3	Detection Input	Input from the audio jack; plug insert / removal detection pin					
MIC	D1	Signal Path	Microphone switch path that connects to the microphone input of the codec					
J_MIC	D2	Signal Path	Microphone switch path that connects to the audio jack					
SDA	B3	DATA	I ² C data					
SCL	A3	DATA	I ² C clock					
INTB	A2	Output	Interrupt output LOW: interrupt is asserted (active) HIGH: interrupt is not asserted					
K/P	B2	Output	Indicates state of headset key for a 4-pole jack when a key is being pressed HIGH: Key is being pressed LOW: Key is not being pressed					
GND	C1, C2	Power	Device ground					

Application Information

Moisture Detection

Moisture in the audio jack can cause the phone to incorrectly route audio signals to the audio jack rather than the phone speaker or microphone. Users perceive this as a dropped call or muted phone. The FSA8069 protects against this type of false plug insertion notification and asserts a Moisture Change interrupt in Interrupt1 (0x04h) Register.



Figure 4. Moisture Impedance Detection

Music Mode

When a 4-pole headset is inserted into the audio jack and a music/listening application is used, the MIC bias is normally enabled for headset button press detection (i.e. mute, volume change, etc.). This consumes power due to a constant path from the MIC bias resistor and microphone in the headset to GND. Fairchild has developed a Music Mode to enable the MIC switch periodically to monitor for a pressed button. This results in a power savings for battery-sensitive devices, such as cell phones or MP3 players. The FSA8069 enters Music Mode when the Music Mode Enable bit in CONTROL(02h) is set and a plug is inserted,. Music Mode reduces MIC bias current by approximately 90% with the default Music Mode timing (0Bh) register value.



Headset Impedance Detection Range

FSA8069 detects jack insertion and removal by monitoring impedance on the J_DET pin. The accessory types is updated in the Status (03H) register.

Table 1. Impedance Detection Range

Accessory Type	Impedance Step	Target Range [Ω]
Headset #1	Step 0	0 to 24
Headset #2	Step 1	24 to 42
Headset #3	Step 2	42 to 100
Headset #4	Step 3	100 to 200
Headset #5	Step 4	200 to 450
Headset #6	Step 5	450 to 1,000
Line_In/Out (CarKit)	Step 6	1000 to 15,000

LDO Operation

The integrated microphone bias LDO is set to 2.8 V. The LDO can be used to bias a microphone accessory and is enabled / disabled by the I^2C register bit LDO ENABLE in the COLTROL register(02h)). This LDO requires a 0.22 μF to 1 μF coupling capacitor on the output. The coupling capacitor should be placed close to the LDO pin.

Headset Key-Press Operation

The headset key-press comparator threshold is a function of the MIC bias voltage, MIC bias resistor, and the MIC impedance. All of these variables must be considered when calculating the key-press resistor value. Figure 6 is an example of how to calculate the key-press resistor value.



Recommended LDO Bias Circuit and MIC Switch PCB Layout

PCB layout can degrade the audio quality and be a contributory factor in audible noise coupling issues, high-frequency noise (ESD/ EMI) issues, and signal losses. To avoid unexpected noise issues and to achieve stable regulator output, all external components should be placed as close to the FSA8069 as possible.



Figure 7. MIC Bias and MIC Switch Circuit



Decrease the spacing between the traces for MIC and ground signals between the audio jack to increase the inductive coupling of these signals. In effect, this creates a low-frequency band-pass filter that shunts ESD energy to ground before it reaches internal components. Where feasible, lay the MIC trace as a shielded stripline; as shown in Figure 9.



Figure 9. MIC PCB Trace as Shield Strip Line

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Paran	neter	Min.	Max.	Unit	
V_{DD}, V_{IO}	Supply Voltage from Battery		-0.5	6.0	V	
V _{SW}	Switch I/O Voltage (MIC, J_MIC)		-0.5	V _{DD} +0.5	V	
V _{JD}	Input Voltage for J_DET Input		-1.5	V _{DD} +0.5	V	
I _{IK}	Input Clamp Diode Current		-50		mA	
I _{SW}	Switch I/O Current			50	mA	
T _{STG}	Storage Temperature Range	-65	+150	°C		
TJ	Maximum Junction Temperature			+150	°C	
TL	Lead Temperature (Soldering, 10 Soldering, 1	Lead Temperature (Soldering, 10 Seconds)				
	IFC 61000 4.2 System FSD	Air Gap	15			
	IEC 61000-4-2 System ESD	Contact	8			
ESD	Human Body Model,	J_DET , J_MIC , V_{DD} , V_{IO} , GND	8		k\/	
200	ANSI/ESDA/JEDEC JS-001-2012	All Other Pins	2			
	Charged Device Model, JEDEC JESD22-C101	All Pins	1			

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Battery Supply Voltage	3.0	4.5	V
Vio	Parallel I/O Supply Voltage	1.6	V _{DD}	V
V _{SW}	Switch Input Voltage (J_MIC, MIC)	0	3.0	V
T _A	Operating Temperature	-40	+85	°C
J_DET_{AudioV}	Audio Voltage Range on J_DET Pin	-1.4	+1.4	V
C _{OUT}	LDO Output Capacitance	220		nF
R_{J_DET}	Resistance on Audio Accessory Left Channel to Generate Valid Attach	/	15.75	kΩ

FSA8069 — Audio Jack IC Featuring Impedance and Moisture Detection

DC Electrical Characteristics

All typical values are at T_A=25°C, C_{IN_VDD}=1.0 μ F, C_{IN_VID}=0.1 μ F, and C_{OUT_LDO}=0.22 μ F unless otherwise specified.

Cumhal	Deveryor	V 00	Conditions	T _A = -	40 to	+85°C	Unit
Symbol	Parameter	$\mathbf{v}_{DD}(\mathbf{v})$	Conditions	Min.	Тур.	Max.	Unit
MIC Switch		•					
R _{ON}	MIC Switch On Resistance	3.8	I _{OUT} =30 mA, V _{IN} =2.2 V		0.50		0
R _{FLAT(ON)}	On Resistance Flatness	3.8	I _{OUT} =30 mA, V _{IN} =1.6 V to V _{DD}		0.30	1.50	Ω
I _{OFF}	Power-Off Leakage Current Through Switch	0	MIC, J_MIC Ports V _A =4.3 V			3	μA
I _{ON}	Input Leakage Current MIC, J_MIC switch ON		Inputs V _{MIC} , V _{JMIC} =3.0 V, Other Side of Switch Port Floating			1	μA
I _{OZ}	Off Leakage Current	4.5	MIC and J_MIC Port V _{IN} =3.0 V			1	μA
Key Press							
V _{COMP}	Comparator Threshold for Key Detection	3.0 to 4.5	Detection Threshold (0Fh) [3:0]=1001 (790 mV)		0.79		V
J_DET		1					
J_DET _{Tolerance}	Tolerance between Impedance Detection Steps (see Table 1)	3.0 to 4.5	Impedance Detection Mode		5%		
Parallel I/O (M	(P, INTB)	1					
V _{OH}	Output High Voltage		I _{ОН} =-100 µА	0.8 × V _{IO}			
V _{OL}	Output Low Voltage		I _{OL} =+100 μA			0.2 × V _{IO}	V
I ² C Controller	DC Characteristics Fast Mode (4	00 kHz)					
VIL	Low-Level Input Voltage					0.3 × V _{IO}	V
VIH	High-Level Input Voltage			$0.7 \times V_{IO}$			V
Vol 1	Low-Level Output Voltage at 3 mA	Sink	V _{IO} >2 V	0		0.4	V
	Current (Open-Drain)		V _{IO} <2 V			$0.2 \times V_{IO}$	V
li2C	Input Current of I2C_SDA and I2C Input Voltage 0.26 V to 2.34 V	_SCL Pins,		-10		+10	μΑ
Current							
I _{DD-SLNA}	Battery Supply Sleep Mode Current with No Accessory Attached and LDO Disabled	3.0 to 4.5	Static Current during Sleep Mode		1.5	(h	μA
IDD-SLWA	Battery Supply Sleep Mode Current with Accessory Attached	3.0 to 4.5	Active Current		30		μΑ
I _{DD_LDO}	LDO Quiescent Current	3.0 to 4.5	I _{LOAD} =0 mA, C _{OUT} =0 pF, LDO Enabled		100		μA
LDO							
V _{OUT}	Output Voltage (Output=2.8 V)	3.0 to 4.5	I _{LOAD} =1 mA	2.77	2.80	2.83	V
I _{OUT}	Maximum Output Current	3.0 to 4.5		5			mA

FSA8069 — Audio Jack IC Featuring Impedance and Moisture Detection

AC Electrical Characteristics

All typical values are for V_{CC}=3.3 V at T_A=25°C, C_{IN_VDD}=1.0 μ F, C_{IN_VID}=0.1 μ F, and C_{OUT_LDD}=0.22 μ F unless otherwise specified. Not production tested.

Symbol	Parameter	$V_{DD}(V)$	Conditions	Typical	Unit
MIC Switch					
THD	Total Harmonic Distortion	3.0	R_{T} =600 Ω, f=20 Hz to 20 kHz, V _{IN} =2.0 V +0.5 V _{pp} Sine	0.01	%
OIRR	Off Isolation	3.0	f=20 kHz, R _S =600 Ω, C _L =0 pF, R _T =600 Ω	-85	dB
PSRRsw	Power Supply Rejection Ratio (at 217 Hz)	4.0	Power Supply Noise 300 mV _{PP} , 87.5% Duty Cycle,	-80	dB
Timing Cha	racteristics				
tPOLL	ON Time of MIC Switch for Sensing SEND / END Key Press Oscillator Stable Time	3.0 to 4.5	I ² C Register Adjustable (t _{POLL} [3:0])	15 (Default)	ms
twait	Period of MIC Switching for Sensing SEND / END Key Press	3.0 to 4.5	I ² C Register Adjustable (t _{WAIT} [3:0])	150 (Default)	ms
t _{DET_IN}	Debounce Time after J_DET Changes State from HIGH to LOW	3.0 to 4.5	I ² C Register Adjustable (t _{DET_IN} [3:0])	25 (Default)	ms
tmic_sw_open	Time of MIC Switch Open after J_DET Changes State from LOW to HIGH	3.0 to 4.5		30	μs
t _{квк}	Debounce Time for Sensing SEND / END Key Press / Release	3.0 to 4.5	I ² C Register Adjustable (t _{КВК} [3:0])	30 (Default)	ms
t _{DET_REM}	Debounce Time from Changing J_DET State from LOW to HIGH to Detect Jack Removal	3.0 to 4.5	I ² C Register Adjustable (_{tDET_REM} [3:0])	1 (Default)	ms
t _{extra}	Additional Time to Keep Switch Closed in Music Mode after Key Release	3.0 to 4.5		600	ms
treg_dft	Time to Set Registers to Defaults from Falling and Rising V_{10}	3.0 to 4.5		1	ms
LDO					
PSRRLDO	Power Supply Rejection Ratio	4.5	Power Supply Noise 300 mV _{PP} , 87,5% Duty Cycle, Cour=1 µF	-80	dB

I²C Specifications

Cumb al	Deremeter	Fast Mode				
Symbol	Parameter	Min.	Max.	Unit		
f _{SCL}	I2C_SCL Clock Frequency	0	400	kHz		
t _{HD;STA}	Hold Time (Repeated) START Condition	0.6		μs		
t _{LOW}	Low Period of I2C_SCL Clock	1.3		μs		
t _{HIGH}	High Period of I2C_SCL Clock	0.6		μs		
t _{SU;STA}	Set-up Time for Repeated START Condition	0.6		μs		
t _{HD;DAT}	Data Hold Time	0	0.9	μs		
t _{SU;DAT}	Data Set-up Time ⁽⁶⁾	100		ns		
tr	Rise Time of I2C_SDA and I2C_SCL Signals ⁽⁶⁾	20+0.1Cb	300	ns		
t _f	Fall Time of I2C_SDA and I2C_SCL Signals ⁽⁶⁾	20+0.1Cb	300	ns		
t _{SU;STO}	Set-up Time for STOP Condition	0.6		μs		
t _{BUF}	Bus-Free Time between STOP and START Conditions	1.3		μs		
tsp	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns		

Notes:

- 6. A Fast-Mode I²C-Bus® device can be used in a Standard-Mode I²C-Bus system, but the requirement t_{SU;DAT} ≥ 250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I2C_SCL signal. If a device does stretch the LOW period of the I2C_SCL signal, it must output the next data bit to the I2C_SDA line t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard Mode I²C-Bus specification) before the I2C_SCL line is released.
- 7. C_b equals the total capacitance of one bus line in pF. If mixed with high-speed devices, faster fall times are allowed according to the I²C specification.





Table 2. I²C Slave Address

Name	Size (Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave Address	8	0	1	0	0	0	1	1	Read/Write

Addr.	Register	Туре	Reset Values	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
01H	Device ID	R	0000XXXX		Vers	sion ID			Reserved*				
02H	Control	R/W	XXXX0010	Reserved	Reserved	Reserved	Reserved	LDO Enable	Key Detection Enable	Reserved for Future Applications	Music Mode Enable		
03H	Status	R	XXXX0000	Reserved	Reserved	Reserved	Reserved	Impedance Attached Status	Impedance sta 000: Impeda 001: Impeda 010: Impeda 011: Impeda 100: Impeda 101: Impeda 110: Impeda 110: Impeda	tus [2:0] nce Type 0 (16 Ω nce Type 1 (32 Ω nce Type 2 (64 Ω nce Type 3 (150 nce Type 4 (300 nce Type 5 (600 nce Type 6 (2 kΩ e Detection	2) 2) Ω) Ω) Ω) Ω)		
04H	Interrupt 1	R/C	XXXXX000	Reserved	Reserved	Reserved	Reserved	Reserved	Moisture Change	Plug removal	Plug insertion		
05H	Interrupt 2	R/C	XX000000	Reserved	Reserved	Reserved	Reserved	Key Release	Reserved	Reserved	Key Press		
07H	Interrupt Mask 1	R/W	XXXXX000	Reserved	Reserved	Reserved*	Reserved*	Reserved*	Moisture Change Mask	Plug Removal Mask	Plug Insertion Mask		
08H	Interrupt Mask 2	R/W	XX000000	Reserved	Reserved	Reserved	Reserved	Key Release Mask	Reserved	Reserved	Key Press Mask		
0AH	J_DET Timing	R/W	00001001		Insert	(t _{DET-IN})			Removal	(t _{det_rem})			
0BH	Music Mode Timing	R/W	00101000		Key-Press Pol	lling Time (t _{POL}	L)	Key-Press Waiting Time (t _{WAIT})					
0CH	Key Debounce Timing	R/W	XXXX0101	Reserved	Reserved	Reserved	Reserved	l	Key-Press Debo	unce Timing (t _{KBK}	.)		
0EH	Reserved	R/W	XXXX1000	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved		
0FH	Detection Thresholds	R/W	10011000		Key Thre	shold [3:0]		Reserved	Reserved	Reserved	Reserved		
10H	Reset	R/W	XXXXXXXX0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reset		

Notes:

B. Do not use registers that are blank and reserved.
 Write "0" to undefined register bits.
 Values read from undefined register bits are not defined and are invalid.

Register Definition										
Table 3. Address: 01H Type: Read										
	DEVICE ID		Default	xxxx0000						
Bit #	Name	Size	Fu	inction						
3:0	Reserved	4	Do	Not Use						
7:4	Version ID	4	0000 = Version 0.0 0001 = Version 0.1							

Table 4. Address: 02H

Type: Read/Write

CONTROL			Default	xxxx0010	
Bit #	Name	Size	Function		
0	Music Mode Enable	1	0: Music Mode disabled (MIC switch keep closed o 1: Music Mode enabled (MIC switch repeats open ar	r opened) nd close if plug inserted completely)	
1	Reserved	1	D Reserved for futu	o Not Use re applications, default = 1	
2	Key Detection Enable	1	0: Key detection disabled 1: Key detection enabled	(Default)	
3	LDO Enable	1	0: LDO disabled (Default) 1: LDO enabled		
7:4	Reserved	4	D	o Not Use	

Table 5. Address: 03H

Type: Read

	STATUS		Default	xxxx0000
Bit #	Name	Size	Fur	nction
2:0	Impedance Status	3	Only valid at Impedance Accessory Attached bit set 000: Impedance Type 0 (16 Ω) (Default) 001: Impedance Type 1 (32 Ω) 010: Impedance Type 2 (64 Ω) 011: Impedance Type 3 (150 Ω) 100: Impedance Type 4 (300 Ω) 101: Impedance Type 5 (600 Ω) 110: Impedance Type 6 (2k Ω) 111: Moisture detected	
3	Impedance Accessory Attached	1	0: Accessory not attached (Default) 1: Accessory attached and Impedance Status[2:0] valid	
7:4	Reserved	4	Do N	Not Use

Table 6	. Address: 04H		Type: Read/Clear	
	INTERRUPT 1		Default	xx000000
Bit #	Name	Size	Function	
0	Plug Insertion	1	0: Plug Insertion not detected (Default) 1: Plug Insertion detected	
1	Plug Removal	1	0: Plug removal not detected (Default) 1: Plug removal detected	
2	Moisture Change	1	0: Moisture status not changed (Default) 1: Moisture status changed	
7:4	Reserved	4	Do	Not Use

Table 7.	Address: 05H		Type: Read/Clear	
	INTERRUPT 2		Default	xxxx0xx0
Bit #	Name	Size	F	unction
0	Key Press	1	0: Key not pressed (Defaul 1: Key pressed	t)
2:1	Reserved	2	Do	o Not Use
3	Key Release	1	0: Key not released (Default) 1: Key released	
7:4	Reserved	4	Do	o Not Use

i able a	a. Address: U/H		Type: Read/write	
	ITERRUPT MASK1		Default	xxxxx000
Bit #	Name	Size	F	unction
0	Plug Insertion Mask	1	0: Plug insert detection not masked (Default) 1: Plug insert detection masked	
1	Plug Removal Mask	1	0: Plug removal detection not masked (Default) 1: Plug removal detect masked	
2	Moisture Change Mask	1	0: Moisture change not masked (Default) 1: Moisture change masked	
7:3	Reserved	5	Do Not Use	

10.47 14

. .

l able 9	0. Address: 08H		Type: Read/Write	
	INTERRUPT MASK 2		Default	xxxx0xx0
Bit #	Name	Size	Function	
0	Key Press Mask	1	0: Key press not masked (Default) 1: Key press masked	
2:1	Reserved	2	Do Not Use	
3	Key Release Mask	1	0: Key release not masked (Default) 1: Key release masked	
7:4	Reserved	4	Do Not Use	

	J_DET TIMING		Default	00001001
Bit #	Name	Size	Fu	nction
3:0	t _{DET_REM} [3:0] Plug Removal Debounce Timing	4	0000: 100 μs 0001: 200 μs 0010: 300 μs 0011: 400 μs 0100: 500 μs 0101: 600 μs 0110: 700 μs 1011: 800 μs 1000: 900 μs 1010: 1200 μs 1011: 1400 μs 1100: 1600 μs 1101: 1800 μs 1110: 2000 μs 1111: 5000 μs	
7:4	t _{DET_IN} [3:0] Plug Insertion Debounce Time	4	0000: 25 ms 0001: 50 ms 0010: 75 ms 0011: 100 ms 0100: 125 ms 0110: 175 ms 0110: 175 ms 0111: 200 ms 1000: 225ms 1001: 250 ms 1010: 275 ms 1011: 300 ms 1100: 325 ms 1110: 375 ms 1111: 400 ms	

FSA8069 — Audio Jack IC Featuring Impedance and Moisture Detection

Table 11. Address: 0BH

Type: Read/Write

	MUSIC MODE TIMING		Default	00101000
Bit #	Name	Size	Fun	ction
3:0	t wыт [3:0] Key Press Waiting Time in Music Mode	4	0000: 5 ms 0001: 10 ms 0010: 15 ms 0010: 25 ms 0100: 25 ms 0101: 30 ms 0110: 50 ms 0111: 100 ms 1000: 150 ms (Default) 1001: 200 ms 1010: 250 ms	

	MUSIC MODE TIMING		Default	00101000
Bit #	Name	Size		Function
			1011: 300 ms 1100: 350 ms 1101: 400 ms 1110: 450 ms 1111: 500 ms	
7:4	t _{POLL} [3:0] Key Press Polling Time in Music Mode	4	0000: 5 ms 0001: 10 ms 0010: 15 ms (Default) 0011: 20 ms 0100: 25 ms 0101: 30 ms 0110: 35 ms 0111: 40 ms 1000: 45 ms 1000: 45 ms 1010: 50 ms 1011: 70 ms 1100: 80 ms 1110: 90 ms 1110: 100 ms	

able	12. Address: 0CH		Type: Read/Write		
	MIC DEBOUNCE TIME		Default		xxxx0101
Bit #	Name	Size		Function	
3:0	tквк[3:0] Key Press/ Release Debounce Timing	4	0000: 5 ms 0001: 10 ms 0010: 15 ms 0010: 25 ms 0100: 25 ms 0101: 30 ms (Default) 0110: 35 ms 0111: 40 ms 1000: 45 ms 1001: 55 ms 1011: 60 ms 1100: 65 ms 1100: 65 ms 1110: 75 ms 1111: 80 ms		ß
7:4	Reserved	5		Do Not Use	

	DETECTION THRESHOLD		Default	1001xxxx
Bit #	Name	Size		Function
3:0	Reserved	4		Do Not Use
7:4	Key [3:0] Key Threshold	4	0000: 660 mV 0001: 680 mV 0010: 700 mV 0011: 710 mV 0100: 730 mV 0101: 750 mV 0111: 770 mV 1000: 780 mV 1001: 790 mV (Default) 1010: 800 mV 1011: 810 mV 1100: 830 mV 1101: 850 mV 1110: 870 mV 1111: 890 mV	

Table 14. Address	: 10H	Type: Read/Write
		i ypo: noud, min

	RESET		Default	xxxxxx0
Bit #	Name	Size	F	unction
0	Reset After reset, this bit is automatically cleared to '0'	4	0: No Change 1: Reset Device – Reset all I	² C register to default values.
7:1	Reserved	7	D	o Not Use

Package Specific Dimensions

D	E	X	Y	
1.615 mm	1.415 mm	0.3075 mm	0.2075 mm	

REVISIONS					
REV	DESCRIPTION	DATE	APP'D / SITE		
1	Initial drawing release	8-19-09	L. England / FSME		





RECOMMENDED LAND PATTERN (NSMD PAD TYPE)





SIDE VIEWS



NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
 - E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).

F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.

G. DRAWING FILENAME: MKT-UC012ACrev1.

APPROVALS	DATE					
L. England	8-19-09	SEMICC				
^{DFTG. CHK.} S. Martin	8-19-09	10				
ENGR. CHK.						
				1 11011, 2		
PROJECTION		SCALE	SIZE	DRAWING NUMBER		REV
INCH INCH		N/A	N/A	MKT-l	JC012AC	1
		DO NOT SCALE DRAWING SHEET 1 of			1	

BOTTOM VIEW



* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			