

74AC1111

Dual J-K Negative-Edge-Triggered Flip-Flops with Clear and Preset

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The 54AC11112 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11112 is characterized for operation from -40°C to 85°C.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY


SCAS073A - JUNE 1989 - REVISED APRIL 1993


- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- ESD Protection Exceeds 2000 V, MIL STD-883C Method 3015
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

54AC11112 . . . J PACKAGE 74AC11112 . . . D OR N PACKAGE (TOP VIEW)





NC - No internal connection

The 54AC11112 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11112 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE (each gate)

		OUTI	PUTS			
PRE	CLR	CLK	J	K	Q	Q
L	Н	Х	Χ	Χ	Н	L
Н	L	X	Χ	X	L	Н
L	L	X	Χ	X	Н [†]	H [†]
Н	Н	\downarrow	L	L	QO	\overline{Q}_{O}
Н	Н	\downarrow	Н	L	Н	L
Н	Н	\downarrow	L	Н	L	Н
Н	Н	\downarrow	Н	Н	Tog	gle
Н	Н	Н	Χ	X	QO	\overline{Q}_{O}

[†] This configuration is nonstable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.


EPIC is a trademark of Texas Instruments Incorporated.



54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


SCAS073A - JUNE 1989 - REVISED APRIL 1993

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCAS073A - JUNE 1989 - REVISED APRIL 1993

recommended operating conditions

			54AC11112		74AC11112				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		VCC = 3 V	2.1			2.1			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
٧ _I	Input voltage	<u>.</u>	0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 3 V			-4			-4	
loh	High-level output current	V _{CC} = 4.5 V			-24			-24	mA
		V _{CC} = 5.5 V			-24			-24	
		V _{CC} = 3 V			12			12	
loL	Low-level output current	V _{CC} = 4.5 V			24			24	mA
		V _{CC} = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate	·	0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEGT CONDITIONS	٠,,	T,	ղ = 25°C	;	54AC1	11112	74AC1	11112	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I _{OH} = - 4 mA	3 V	2.58			2.4		2.48		V
Voн		4.5 V	3.94			3.7		3.8		V
	I _{OH} = - 24 mA	5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		3 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
VOL	1 - 24 m A	4.5 V			0.36		0.5		0.44	V
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
	I _{OL} = 50 mA [†]	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
IJ	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
Ci	V _I = V _{CC} or GND	5 V		3.5						рF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



54AC11112, 74AC11112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCAS073A - JUNE 1989 - REVISED APRIL 1993

timing requirements, V_{CC} = 3.3 V \pm 0.3 V (see Figure 1)

			T _A = 25°C		54AC	11112 74AC11		11112	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	100	0	70	0	70	MHz
4 Dulas dimetica	PRE or CLR low	5		5		5			
t _W	Pulse duration	CLK low or CLK high	5		5		5		ns
	Outurn than hadana OUT	Data high or low	5		5		5		
t _{SU} Setup time before CLK↓		PRE or CLR inactive	2.5		2.5		2.5		ns
th	Hold time after CLK↓		0.5		0.5		0.5		ns

timing requirements, $V_{\mbox{\footnotesize{CC}}}$ = 5 V \pm 0.5 V (see Figure 1)

			T _A = 25°C		54AC	11112 74AC1111		11112		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency		0	125	0	125	0	125	MHz	
. 51.1.6		PRE or CLR low	4		4		4			
t _W	Pulse duration	CLK low or CLK high	4		4		4		ns	
	0	Data high or low	3.5		3.5		3.5			
t _{su}	Setup time before CLK↓	PRE or CLR inactive	2		2		2		ns	
t _h	Hold time after CLK↓		1		1		1		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED		то	T,	λ = 25°C	;	54AC1	11112	74AC1	11112	LINUT
PARAMETER		(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			100	150		100		100		MHz
^t PLH	DDE OLD	0	1.5	4.9	6.7	1.5	7.6	1.5	7.3	
^t PHL	PRE or CLR	Q or Q	1.5	7	9.2	1.5	10.3	1.5	9.9	ns
t _{PLH}	CLK	Q or Q	1.5	5.4	7.1	1.5	7.9	1.5	7.6	ns
^t PHL	CLK	QOIQ	1.5	6	7.9	1.5	9	1.5	8.5	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T,	ղ = 25°C	;	54AC	11112	74AC1	11112	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
fmax			125	175		125		125		MHz
t _{PLH}	<u> </u>	0 0 7	1.5	3.3	5.1	1.5	5.6	1.5	5.4	
t _{PHL}	PRE or CLR	Q or Q	1.5	4.6	6.7	1.5	7.7	1.5	7.3	ns
t _{PLH}	CLK	Q or Q	1.5	3.4	5.1	1.5	5.8	1.5	5.6	nc
^t PHL	CLK	Q 01 Q	1.5	4.2	6.3	1.5	7.4	1.5	7	ns


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	37	pF



SCAS073A - JUNE 1989 - REVISED APRIL 1993

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} = 3 \text{ ns}$, $t_{f} = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated