SCES015F - JULY 1995 - REVISED FEBRUARY 1999

48 10E

47 1 1A1

46 1 1A2

45 GND

44 🛮 1A3

43 1A4

42 V<sub>CC</sub>

41 1 1A5

40 1 1A6 39 GND

38 1 1A7

37 II 1A8

36 2A1

35 T 2A2

34 GND

33 D 2A3

32 1 2A4

31 V<sub>CC</sub>

30 2A5

29 T 2A6

28 | GND

27 2A7

26 2A8

25 20E

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

1DIR L

1B1 🛮 2

1B2 [] 3

GND 4

1B3 🛮 5

1B4 [] 6

V<sub>CC</sub> **↓** 7

1B5 📙 8

1B6 **□** 9

GND 10 1B7 11

1B8 | 12

2B1 🛮 13

2B2 **1** 14

GND 15

2B3 1 16

V<sub>CC</sub> ↓ 18

2B5 19

2B6 ∏ 20

2B7 🛮 22

2B8 [] 23

2DIR 🛮 24

GND [] 21

2B4 1 17

- Member of the Texas Instruments
  Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

#### description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16245 is characterized for operation from -40°C to 85°C.

### FUNCTION TABLE (each 8-bit section)

INP	UTS	ODEDATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS. TEXAS 75265

#### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





SCES015F - JULY 1995 - REVISED FEBRUARY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Output-voltage range, VO (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG pack	age 89°C/W
DGV pack	age 93°C/W
DL packag	je 94°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>			
$V_{\text{IH}}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage	·	0	Vcc	V	
٧o	Output voltage		0	Vcc	V	
		V <sub>CC</sub> = 1.65 V		-4		
la	OH High-level output current	V <sub>CC</sub> = 2.3 V		-12	A	
ЮН		V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
1	Low-level output current	V <sub>CC</sub> = 2.3 V		12	mA	
lOL		V <sub>CC</sub> = 2.7 V		12		
	V <sub>CC</sub> = 3 V			24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### **SN74ALVCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS**

SCES015F - JULY 1995 - REVISED FEBRUARY 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2			
		I <sub>OH</sub> = -4 mA	1.65 V	1.2					
		I <sub>OH</sub> = -6 mA	2.3 V	2					
VOH		2.3 V	1.7			V			
		$I_{OH} = -12 \text{ mA}$		2.7 V	2.2				
			3 V	2.4					
VOL	I <sub>OH</sub> = -24 mA	3 V	2						
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA		1.65 V			0.45		
Voi		$I_{OL} = 6 \text{ mA}$		2.3 V			0.4	V	
VOL		I <sub>OL</sub> = 12 mA	l 40 m A				0.7	\ \ \	
		IOL = 12 IIIA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA	3 V			0.55			
lį		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.58 V	1.65 V	25					
		V <sub>I</sub> = 1.07 V	1.65 V	-25					
		V <sub>I</sub> = 0.7 V	2.3 V	45					
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45			μΑ		
		V <sub>I</sub> = 0.8 V	3 V	75					
		V <sub>I</sub> = 2 V	3 V	-75					
		$V_{\parallel} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	¶	1	3.7		3.6	1	3	ns
t <sub>en</sub>	ŌĒ	A or B	¶	1	5.7		5.4	1	4.4	ns
<sup>t</sup> dis	ŌĒ	A or B	¶	1	5.2		4.6	1	4.1	ns

<sup>¶</sup> This information was not available at the time of publication.



<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.


#### operating characteristics, T<sub>A</sub> = 25° C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
l (ind	Power dissipation	Outputs enabled	Cı = 50 pF. f = 10 MHz	†	22	29	pF
	capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	†	4	5	þг


<sup>†</sup> This information was not available at the time of publication.


### PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V












**PROPAGATION DELAY TIMES** 




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_\Gamma \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzl and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated