SN54ABT16541, SN74ABT16541 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS118B - FEBRUARY 1991 - REVISED JULY 1994

SN54ABT16541 . . . WD PACKAGE Members of the Texas Instruments SN74ABT16541 ... DGG OR DL PACKAGE Widebus™ Familv (TOP VIEW) State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 48 10E2 10E1 1 Latch-Up Performance Exceeds 500 mA 1Y1 2 47 **1** 1A1 Per JEDEC Standard JESD-17 1Y2 3 46 1A2 Typical V_{OLP} (Output Ground Bounce) GND 4 45 GND < 0.8 V at V_{CC} = 5 V, T_A = 25° C 1Y3 5 44 🛛 1A3 1Y4 6 43 AAA Distributed V_{CC} and GND Pin Configuration 42 VCC Minimizes High-Speed Switching Noise 1Y5 8 41 A5 Flow-Through Architecture Optimizes 1Y6 9 40 A 1A6 **PCB** Layout GND 10 39 GND High-Drive Outputs (–32-mA I_{OH}, 1Y7 111 38 AA7 64-mA I_{OL}) 1Y8 112 37 A 1A8 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil G Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings description The 'ABT16541 are noninverting 16-bit buffers composed of two 8-bit sections with separate G output-enable signals. For either 8-bit buffer

section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

_			
2Y1 [2A1
2Y2 [35	2A2
3nd [15	34] GND
2Y3 [16	33	2A3
2Y4 [32	2A4
v _{cc} [18	31] v _{cc}
2Y5 [19	30	2A5
2Y6 [20		2A6
3nd [21		GND
2Y7 [22	27	2A7
2Y8 [23	26	2A8

25 20E2

20E1 24

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16541 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16541 is characterized for operation from -40°C to 85°C.

(each 8-bit section)									
	INPUTS	OUTPUT							
OE1	OE2	Α	Y						
L	L	L	L						
L	L	Н	н						
Н	Х	Х	Z						
Х	Н	Х	Z						

FUNCTION TABLE


Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SN54ABT16541, SN74ABT16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS118B - FEBRUARY 1991 - REVISED JULY 1994


logic symbol[†]



logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC} -0 Input voltage range, V_I (see Note 1) -0 Voltage range applied to any output in the high state or power-off state, V_O -0.5 Current into any output in the low state, I_O : SN54ABT16541 Input clamp current, I_{IK} ($V_I < 0$) SN74ABT16541 Output clamp current, I_{OK} ($V_O < 0$) Output clamp current, I_{OK} ($V_O < 0$) Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 2): DGG package DL package Storage temperature range -65^{\circ}	0.5 V to 7 V 5 V to 5.5 V 96 mA 128 mA 18 mA 50 mA 0.85 W 1.2 W
Storage temperature range65°	C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



recommended operating conditions (see Note 3)

					SN74ABT16541		UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage				2		V
VIL	/IL Low-level input voltage					0.8	V
VI	VI Input voltage				0	VCC	V
IOH	IOH High-level output current					-32	mA
IOL	I _{OL} Low-level output current					64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	40	10		10	ns/V
TA	A Operating free-air temperature				-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54AE	3T16541	SN74ABT16541			
PA	RAMEIER	TEST CONDITIONS		MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2	-1.2		V	
v _{он}		V _{CC} = 4.5 V,	I _{OH} = - 3 mA	2.5			2.5		2.5			
		V _{CC} = 5 V,	I _{OH} = - 3 mA	3			3		3		V	
		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2					
		VCC = 4.3 V	I _{OH} = - 32 mA	2*					2			
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		VCC = 4.3 V	I _{OL} = 64 mA			0.55*				0.55	V	
lj –		V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA	
IOZH		V _{CC} = 5.5 V,	V _O = 2.7 V			50		50		50	μΑ	
IOZL		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50		-50		-50	μΑ	
loff		V _{CC} = 0,	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100		<i>IEL</i>		±100	μA	
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		Q 50		50	μA	
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
	Outputs high		I _O = 0, D			2	20	2		2	mA	
ICC	Outputs low	~~				32	40	32		32		
	Outputs disabled	V _I = V _{CC} or GNE				2		2		2	ШA	
∆ICC§	Data inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other	Outputs enabled			1		1.5		1		
		Second and March 1	Outputs disabled			0.05		0.05		0.05	mA	
	Control inputs	$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5		
Ci		V _I = 2.5 V or 0.5 V	V		7						pF	
Co		V _O = 2.5 V or 0.5 V			7						pF	

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT16541, SN74ABT16541 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS118B - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16541		SN74ABT16541		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	V	1	2.1	3	1	3.5	1	3.4	
^t PHL	A	Т	1	2.5	3.6	1	4.3	1	4.2	ns
^t PZH	ŌĒ	Y	1.3	3.2	4.3	1.3	5.3	1.3	5.2	
tPZL			1.6	3.8	4.7	1.6	6.2	1.6	6	ns
^t PHZ	ŌĒ	V	1.3	3.4	4.4	1.3	5.4	1.3	5.1	
^t PLZ		ſ	1	2.7	3.6	1	4.3	1	3.9	ns



SN54ABT16541, SN74ABT16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS118B – FEBRUARY 1991 – REVISED JULY 1994

7 V **S1** O Open **500** Ω From Output $\Lambda \Lambda \Lambda$ TEST **S**1 **Under Test** GND C Open tPLH/tPHL $C_1 = 50 \text{ pF}$ tPLZ/tPZL 7 V **500** Ω (see Note A) tPHZ/tPZH Open LOAD CIRCUIT FOR OUTPUTS 3 V **Timing Input** 1.5 V 0 V tw th t_{su} 3 V 3 V 1.5 V Input 1.5 V 1.5 V **Data Input** 1.5 V 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES 3 V 3 V Input Output 1.5 V 1.5 V 1.5 V 1.5 V (see Note B) Control 0 V 0 V ^tPZL -^tPHL **t**PLH ^tPLZ Output 3.5 V ۷он Waveform 1 1.5 V 1.5 V Output 1.5 V VOL + 0.3 V S1 at 7 V VOL VOL (see Note C) ^tPHZ **t**PLH tPHL tp7H Output VOH ۷он V_{OH} – 0.3 V Waveform 2 1.5 V 1.5 V 1.5 V Output S1 at Open 0 V VOL (see Note C) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated