SN54AS95, SN74AS95 4-BIT PARALLEL-ACCESS SHIFT REGISTER

D2661, DECEMBER 1983-REVISED MAY 1986

9 CLK 1

8 T CLK 2

- Serial-to-Parallel Conversions
- Parallel Synchronous Loading
- Right or Left Shifts
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These four-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load Shift right (the direction Q_A toward Q_D) Shift left (the direction Q_D toward Q_A)

Parallel loading is accomplished by applying the four bits and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the Clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of Clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of Clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.); and serial data is entered at input D. The clock input may be applied commonly to Clock 1 and Clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low. However, conditions described in the last three lines of the function table will also ensure that the register contents are protected.

The SN54AS95 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74AS95 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

SN74AS95 . . . D OR N PACKAGE
(TOP VIEW)


SER IN 1 1 14 VCC
A 2 13 QA
B 3 12 QB
C 4 11 QC
D 5 10 QD

SN54AS95 . . . J PACKAGE

SN54AS95 . . . FK PACKAGE

MODE ∏6

GND [7




NC-No internal connection

			FL	INCTI	ON TA	BLE						
	INPUTS							OUTPUTS				
MODE CLOC		CKS	SERIAL	PARALLEL								
CONTROL	2 (L)	1 (R)	SERIAL	Α	В	С	D	QA	σ^{B}	σ^{c}	σD	
Н	Н	Х	Х	Х	Х	Х	Х	QAO	QBO	QC0	σDO	
Н	1	Х	Х	а	ь	С	d	а	b	С	d	
н	↓	×	×	QB †	σ_{C_1}	q_D^{\dagger}	d .	QBn	Q_{Cn}	Q_{Dn}	d	
L	L	н	x	Х	Х	Χ	Х	QAO	σ_{BO}	a_{C0}	σ_{D0}	
L	×	+	н	X	X	X	Х	н	Q_{An}	Q_{Bn}	Q_{Cn}	
L	х	‡	L	X	X	Х	Х				σ^{Cu}	
1	L	니	×	×	Х	Х	Х		Q_{BO}	σ_{CO}	σ_{D0}	
↓	L	L	X	X	Χ	X	Х	QAO	Q_{BO}	σ_{CO}	a_{D0}	
↓	L	н	Х	×	X	Х	х			σ^{CO}	a_{D0}	
†	Н	L	Х	×	Х	Х	х	QAO	Q_{BO}	σ_{CO}	Q_{DO}	
<u>†</u>	Н	н	X	Х	Х	Х	× [σ_{CO}	a_{D0}	

 † Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.


- H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions).
- \downarrow = transition from high to low level, \uparrow = transition from low to high level.
- a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.
- Q_{AO} , Q_{BO} , Q_{CO} , Q_{DO} = the level of Q_A , Q_B , Q_C , or Q_D , respectively, before the indicated steady-state input conditions were established. Q_{AD} , Q_{BD} , Q_{CD} , Q_{DD} = the level of Q_A , Q_B , Q_C , or Q_D , respectively, before the most-recent \downarrow transition of the clock.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)





absolute maximum ratings over operating	pply voltage, VCC					
Supply voltage, VCC	7 V					
Innut voltage	· · · · · · · · · · · · · · · · · · ·					
Operating free-air temperature range:	SN54AS9555°C to 125°C					
	SN74AS95					
Storage temperature range	-65°C to 150°C					

recommended operating conditions

			S	SN54AS95		SN74AS85			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	Civil
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.7			0.8	V
10H	High-level output current				- 2			- 2	mA
IOL	Low-level output current				20			20	mA
fclock	Clock frequency		0		80	0		100	MHz
tw	Pulse duration, CLK high or low		6.5			5			ns
t _{su}	Setup time, data before CLK4		2.5			2			ns
'Su_	Hold time after CLK↓	Data	2.5			2.5			ns
th		CLK 1 to Mode	3.5			3			
41	(see Figure 1)	CLK 2 to Mode	1			0			<u> </u>
	Clock enable time	CLK 1	13			12			ns
t _{en}	(see Figure 1)	CLK 2	13			12			113
	Clock inhibit time	CLK 1	3			2.5			ns
tin	(see Figure 1)	CLK 2	1			0			
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN54AS95			SN74AS95				
		TEST CONDITIONS			TYP [†]	MAX	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	Vcc-	2		Vcc-	- 2		٧
VOL		V _{CC} = 4.5 V,	IOL = 20 mA		0.35	0.5		0.35	0.5	٧
lı .		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
hн		V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
	Mode		0.437			- 1			- 1	mA
կե	All other	$V_{CC} = 5.5 V$,	$V_{1L} = 0.4 V$			~0.5			-0.5	11110
lo‡		V _{CC} = 5.5 V,	V _O = 2.35 V	- 30		-112	- 30		-112	mA
Іссн		V _{CC} = 5.5 V			21	34		21	34	mA
ICCL		V _{CC} = 5.5 V			26	39		26	39	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \, ^{o}\text{C}$.



[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los-

switching characteristice (see Note 1)

OUTPUT

PARAMETER	FROM (INPUT)	TO (OUTPUT)		$V_{CC}=4.5$ V to 5.5 V, $C_L=50$ pF, $R_L=500$ Ω , $T_A=MIN$ to MAX				
			SN54	SN54AS95		SN74AS95		
			MIN	MAX	MIN	MAX]	
f _{max}			80		100		MHz	
tPLH		LK Q	2	11	2	10		
tPHL	CLK		2	10.5	2	9.5	ns	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

PARAMETER MEASUREMENT INFORMATION - 3.50 V SERIAL INPUT 0.35 V MODE CONTROL 3.50 V INPUT 1.3 V 1.3 V 0.35 V tinhibit 1 tenable 1 3.50 V 1.3 V CLOCK 1 0.35 V INPUT ^tenable 2 3.50 V 1.3 V 1.3 V **CLOCK 2** 0.35 V INPUT νон α_{A} VOL

VOLTAGE WAVEFORMS
FIGURE 1-CLOCK ENABLE, INHIBIT, AND HOLD TIMES