SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

SN54AS885 ... JT PACKAGE

- Latchable P-Input Ports With Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Approximately 35% Improvement in ac Performance Over Schottky TTL While **Performing More Functions**
- Cascadable to n Bits While Maintaining **High Performance**
- 10% Less Power Than STTL for an 8-Bit Comparison
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

#### description

These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8-bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. To compare words of longer lengths, the P > QOUT and P < QOUT outputs of a stage handling less significant bits can be connected to the P > QIN and P < QIN inputs of the next stage handling more significant bits. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in application information.


The latch is transparent when P latch-enable (PLE) input is high; the P-input port is latched

when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE, P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically -0.25 mA, which minimizes dc loading effects.

The SN54AS885 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS885 is characterized for operation from 0°C to 70°C.



SN74AS885 DW OR NT PACKAGE (TOP VIEW)								
$L/A \begin{bmatrix} 1 & 24 \\ 2 & 23 \end{bmatrix} V_{CC}$ $P < QIN \begin{bmatrix} 2 & 23 \\ 3 & 22 \end{bmatrix} PLE$ $P > QIN \begin{bmatrix} 3 & 22 \\ 4 & 21 \end{bmatrix} P6$ $Q6 \begin{bmatrix} 5 & 20 \\ 5 & 20 \end{bmatrix} P5$ $Q5 \begin{bmatrix} 6 & 19 \\ 7 & 18 \end{bmatrix} P3$ $Q3 \begin{bmatrix} 8 & 17 \\ 9 & 16 \\ Q1 \end{bmatrix} P2$ $Q2 \begin{bmatrix} 9 & 16 \\ P1 \\ Q1 \end{bmatrix} P1$ $Q1 \begin{bmatrix} 10 & 15 \\ P0 \\ Q0 \end{bmatrix} P3$ $Q0 \begin{bmatrix} 11 & 14 \\ P < QOUT \\ QOUT \end{bmatrix} P2$								
SN54AS885 FK PACKAGE (TOP VIEW)								
$\begin{array}{c} Z \\ Z \\ Z \\ Z \\ Z \\ Q \\ Q \\ Q \\ Q \\ Q \\$								



R

à

12 13 14 15 16 17 18

S

QOUT

DOQ

v

Q5 🛛 7

NC 🛛 8

Q4 🛛 9

10

11

Q3 [

Q2 🛛

P4 23

NC 22

P3 21

P1 19

20 P2

Ы


SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

FUNCTION TABLE										
	INPUTS									
COMPARISON	L/A	DATA P0–P7, Q0–Q7	P > QIN	P < QIN	P > QOUT	P < QOUT				
Logical	Н	P > Q	Х	Х	Н	L				
Logical	н	P < Q	Х	Х	L	Н				
Logical <sup>†</sup>	н	P = Q	H or L	H or L	H or L	H or L				
Arithmetic	L	P AG Q	Х	Х	н	L				
Arithmetic	L	Q AG P	Х	Х	L	Н				
Arithmetic <sup>†</sup>	L	P = Q	H or L	H or L	H or L	H or L				

<sup>†</sup> In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN.

AG = arithmetically greater than

### logic symbol<sup>‡</sup>




<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> Input voltage, V <sub>I</sub>	
Operating free-air temperature range, TA: SN54AS885	–55°C to 125°C
SN74AS885	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54AS885			SI	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-2			-2	mA
IOL	Low-level output current			20			20	mA
t <sub>su</sub> *	Setup time, data before $PLE{\downarrow}$	2			2			ns
t <sub>h</sub> *	Hold time, data after $PLE{\downarrow}$	4.5			4			ns
ТА	Operating free-air temperature	-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	SI	SN54AS885 MIN TYP <sup>‡</sup> MAX			SN74AS885			
		TEST CON	DITIONS	MIN				TYP‡	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V	
VOH		V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		V	
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.35	0.5		0.35	0.5	V	
Ι		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA	
1	L/A		V1 = 2.7 V			40			40		
ΙН	Others	$V_{CC} = 5.5 V,$	v = 2.7 v			20			20	μA	
	L/A					-4			-4		
IIL	P > QIN, P < QIN	V <sub>CC</sub> = 5.5 V,	$V_I = 0.4 V$			-2			-2	mA	
	P, Q, PLE	7				-1			-1		
۱ <sub>0</sub> §		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-20		-112	mA	
ICC		V <sub>CC</sub> = 5.5 V,	See Note 1		130	210		130	210	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with all inputs high except LA, which is low.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

PARAMETER	FROM (INPUT)				c = 4.5 = 50 pF = 500 Ω = MIN t	; 2,	V,		UNIT
	, , ,	, <i>,</i> ,	SN54AS885 SN74AS885						
			MIN	түр†	MAX	MIN	TYP†	MAX	
<sup>t</sup> PLH	L/Ā	P < QOUT, P > QOUT	2	8.5	14	1	8.5	13	
<sup>t</sup> PHL	L/A		2	7.5	14	1	7.5	13	ns
<sup>t</sup> PLH	P < QIN,	P < QOUT,	2	5	10	1	5	8	ns
<sup>t</sup> PHL	P > QIN	P > QOUT	2	5.5	10	1	5.5	8	115
<sup>t</sup> PLH	Any P or Q	P < QOUT,	2	13.5	21	1	13.5	17.5	
<sup>t</sup> PHL	data input	P > QOUT	2	10	17	1	10	15	ns

### switching characteristics (see Figure 3)

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


#### **APPLICATION INFORMATION**

The 'AS885 can be cascaded to compare words longer than eight bits. Figure 1 shows the comparison of two 32-bit words; however, the design is expandable to n bits. Figure 1 shows the optimum cascading arrangement for comparing words of 32 bits or greater. Typical delay times shown are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  and use the standard advanced Schottky load of  $R_L = 500 \Omega$ ,  $C_L = 50 \text{ pF}$ .

Figure 2 shows the fastest cascading arrangement for comparing 16-bit or 24-bit words. Typical delay times shown are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C and use the standard advanced Schottky load of  $R_L$  = 500  $\Omega$ ,  $C_L$ = 50 pF.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995




#### **APPLICATION INFORMATION**

Figure 1. 32-Bit to 72 (n)-Bit Magnitude Comparator



SDAS236A – DECEMBER 1982 – REVISED JANUARY 1995




**APPLICATION INFORMATION** 

Figure 2. Fastest Cascading Arrangement for Comparing 16-Bit or 24-Bit Words



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{f}$  =  $t_{f}$  = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 3. Load Circuits and Voltage Waveforms





25-Oct-2016

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89757013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89757013A SNJ54AS 885FK	Samples
5962-8975701LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8975701LA SNJ54AS885JT	Samples
SN54AS885JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54AS885JT	Samples
SN74AS885DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS885	Samples
SN74AS885NT3	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 70		
SNJ54AS885FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89757013A SNJ54AS 885FK	Samples
SNJ54AS885JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8975701LA SNJ54AS885JT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

25-Oct-2016

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AS885, SN74AS885 :

- Catalog: SN74AS885
- Military: SN54AS885

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


## **MECHANICAL DATA**

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

### JT (R-GDIP-T\*\*)

#### **CERAMIC DUAL-IN-LINE**

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



NT (R-PDIP-T\*\*) 24 pins shown

PLASTIC DUAL-IN-LINE PACKAGE



All integrations are in minimeters. Dimensioning and toil
 B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated