











SN74AHC08, SN54AHC08

SCLS236J - MARCH 1996-REVISED DECEMBER 2015

SNx4AHC08 Quadruple 2-Input Positive-AND Gates

Features

- 2-V to 5.5-V Operating Range
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- Servers
- **Network Switches**
- PCs and Notebooks
- Electronic Points of Sale

3 Description

The SNx4AHC08 devices are quadruple 2-input positive-AND gates. These devices perform the Boolean function $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (14)	8.65 mm × 3.90 mm
	SSOP (14)	6.20 mm × 5.30 mm
	TVSOP (14)	3.60 mm × 4.40 mm
SN74AHC08	PDIP (14)	19.30 mm × 6.35 mm
	SO (14)	10.30 mm × 5.30 mm
	TSSOP (14)	5.00 mm × 4.40 mm
	VQFN (14)	3.50 mm × 3.50 mm
SN54AHC08	LCCC (20)	8.89 mm × 8.89 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Table of Contents

1	Features 1	8	Parameter Measurement Information	8
2	Applications 1	9	Detailed Description	9
3	Description 1		9.1 Overview	
4	Revision History2		9.2 Functional Block Diagram	9
5	Device Comparison Table3		9.3 Feature Description	9
6	Pin Configuration and Functions3		9.4 Device Functional Modes	9
7	Specifications4	10	Application and Implementation	10
•	7.1 Absolute Maximum Ratings		10.1 Application Information	10
	7.2 ESD Ratings		10.2 Typical Application	10
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	11
	7.4 Thermal Information	12	Layout	<mark>1</mark> 1
	7.5 Electrical Characteristics, T _A = 25°C5		12.1 Layout Guidelines	11
	7.6 Electrical Characteristics, $T_A = -55^{\circ}C$ to 125°C,		12.2 Layout Example	12
	SN54AHC086	13	Device and Documentation Support	
	7.7 Electrical Characteristics, $T_A = -40$ °C to 125°C,		13.1 Related Links	13
	SN74AHC086		13.2 Community Resources	13
	7.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		13.3 Trademarks	13
	7.9 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 7$		13.4 Electrostatic Discharge Caution	13
	7.10 Noise Characteristics, SN74AHC087		13.5 Glossary	13
	7.11 Operating Characteristics	14	Mechanical, Packaging, and Orderable	
	7.12 Typical Characteristics7		Information	13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (May 2013) to Revision J

Page

Changes from Revision H (March 1996) to Revision I

Page

Submit Documentation Feedback





5 Device Comparison Table


PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AHC08D	SOIC (14)	8.65 mm × 3.90 mm
SN74AHC08DB	SSOP (14)	6.20 mm × 5.30 mm
SN74AHC08DGV	TVSOP (14)	3.60 mm × 4.40 mm
SN74AHC08N	PDIP (14)	19.30 mm × 6.35 mm
SN74AHC08NS	SO (14)	10.30 mm × 5.30 mm
SN74AHC08PW	TSSOP (14)	5.00 mm × 4.40 mm
SN74AHC08RGY	VQFN (14)	3.50 mm × 3.50 mm
SN54AHC08FK	LCCC (20)	8.89 mm × 8.89 mm

6 Pin Configuration and Functions

D, DB, DGV, N, NS, PW, or W Package 14-Pin SOIC, SSOP, TVSOP, PDIP, SO, or TSSOP Top View







NC - No internal connection



Pin Functions

		PIN			
NAME	SOIC, SSOP, TVSOP, PDIP, SO, TSSOP	VQFN	LCCC	I/O	DESCRIPTION
1A	1	1	2	1	1A Input
1B	2	2	3	1	1B Input
1Y	3	3	4	0	1Y Output
2A	4	4	6	1	2A Input
2B	5	5	8	1	2B Input
2Y	6	6	9	0	2Y Output
3Y	8	8	12	0	3Y Output
3A	9	9	13	I	3A Input
3B	10	10	14	1	3B Input
4Y	11	11	16	0	4Y Output
4A	12	12	18	I	4A Input
4B	13	13	19	I	4B Input
GND	7	7	10	_	Ground Pin
NC	_	_	1, 5, 7, 11, 15, 17	_	No Connection
V _{CC}	14	14	20	_	Power Pin

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Output voltage, Vo ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



7.3 Recommended Operating Conditions

See (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V_{IH}	High-level input voltage	V _{CC} = 3V	2.1		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 2 V		0.5	
V _{IL}	Low-level Input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 2 V		-50	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA
		V _{CC} = 5 V ± 0.5 V		-8	
		V _{CC} = 2 V		50	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	mA
		V _{CC} = 5 V ± 0.5 V		8	
A+/A	land Taradian day and the	V _{CC} = 3.3 V ± 0.3 V		100	0.1
Δt/Δv	Input Transition rise or fall rate	V _{CC} = 5 V ± 0.5 V		20	ns/V
-		SN54AHC08	-55	125	00
T _A	Operating free-air temperature	SN74AHC08	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

7.4 Thermal Information

					SN74AH	C08			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	96	127	80	76	113	47	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics, $T_A = 25^{\circ}C$

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		2 V	1.9	2		
	I _{OH} = -50 μA	3 V	2.9	3		
V _{OH}		4.5 V	4.4	4.5		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			
		2 V			0.1	
	I _{OL} = 50 μA	3 V			0.1	
V _{OL}		4.5 V			0.1	V
	I _{OH} = 4 mA	3 V			0.36	
	I _{OH} = 8 mA	4.5 V			0.36	
I _I	$V_I = 5.5 \text{ V or GND}$	0 V to 5.5 V			±0.1	μA
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2	μA
Ci	V _I = V _{CC} or GND	5 V		4	10	pF



7.6 Electrical Characteristics, $T_A = -55^{\circ}\text{C}$ to 125°C, SN54AHC08

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
		2 V	1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9		
V _{OH}		4.5 V	4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.8		
		2 V		0.1	
	I _{OL} = 50 μA	3 V		0.1	
V _{OL}		4.5 V		0.1	V
	I _{OH} = 4 mA	3 V		0.5	
	I _{OH} = 8 mA	4.5 V		0.5	
lı	V _I = 5.5 V or GND	0 V to 5.5 V		±1 ⁽¹⁾	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20	μA
C _i	V _I = V _{CC} or GND	5 V			pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

7.7 Electrical Characteristics, $T_A = -40^{\circ}$ C to 125°C, SN74AHC08

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A	MIN	MAX	UNIT
		2 V		1.9		
	I _{OH} = -50 μA	3 V		2.9		
V_{OH}		4.5 V		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V		3.8		
		2 V			0.1	
	I _{OL} = 50 μA	3 V			0.1	
		4.5 V			0.1	
			T _A = -40°C to 85°C		0.44	
V _{OL}	I _{OH} = 4 mA	3 V	T _A = -40°C to125°C Recommended		0.5	V
			$T_A = -40$ °C to 85°C		0.44	
	I _{OH} = 8 mA	4.5 V	T _A = -40°C to125°C Recommended		0.5	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
C _i	V _I = V _{CC} or GND	5 V	$T_A = -40$ °C to 85°C		10	pF

7.8 Switching Characteristics, $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A	MIN	TYP	MAX	UNIT
				T _A = 25°C		6.2 ⁽¹⁾	8.8(1)	
				$T_A = -55^{\circ}C$ to 125°C, SN54AHC08		1 ⁽¹⁾	10.5 ⁽¹⁾	
t _{PLH} , t _{PHL}	A or B	Υ	$C_L = 15 pF$	$T_A = -40$ °C to 85°C, SN74AHC08		1	10.5	ns
				T _A = -40°C to 125°C Recommended, SN74AHC08		1	10.5	
				T _A = 25°C		8.7	12.3	
				$T_A = -55^{\circ}C$ to 125°C, SN54AHC08		1	14	
t _{PLH} , t _{PHL}	A or B	Υ	$C_L = 50 pF$	$T_A = -40$ °C to 85°C, SN74AHC08		1	14	ns
				T _A = -40°C to 125°C Recommended, SN74AHC08		1	14	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



7.9 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A	MIN	TYP	MAX	UNIT
				T _A = 25°C		4.3 ⁽¹⁾	5.9 ⁽¹⁾	
				$T_A = -55$ °C to 125°C, SN54AHC08		1 (1)	7 ⁽¹⁾	
t _{PLH} , t _{PHL} A or B Y	$C_L = 15 pF$	$T_A = -40$ °C to 85°C, SN74AHC08		1	7	ns		
				$T_A = -40$ °C to 125°C Recommended, SN74AHC08		1	7	
				T _A = 25°C		5.8	7.9	
				$T_A = -55$ °C to 125°C, SN54AHC08		1	9	
t _{PLH} , t _{PHL}	A or B	Y	C _L = 50 pF	$T_A = -40$ °C to 85°C, SN74AHC08		1	9	ns
				$T_A = -40$ °C to 125°C Recommended, SN74AHC08		1	9	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.10 Noise Characteristics, SN74AHC08

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

		MIN	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		8.0	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}	4.4		V
$V_{IH(D)}$	High-level dynamic input voltage	3.5		٧
$V_{IL(D)}$	Low-level dynamic input voltage		1.5	V


⁽¹⁾ Characteristics are for surface-mount packages only.

7.11 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	18	pF

7.12 Typical Characteristics




 $\label{eq:V_CC} V_{CC} = 5.5 \ V$ Figure 1. AHC Family V_{OL} vs I_{OL}

Copyright © 1996–2015, Texas Instruments Incorporated

Submit Documentation Feedback



8 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



9 Detailed Description

9.1 Overview

The SNx4AHC08 devices are quadruple 2-input positive-AND gates with low drive that will produce slow rise and fall times. This slow transition reduces ringing on the output signal. The inputs are high impedance when $V_{CC} = 0 \text{ V}$.

9.2 Functional Block Diagram



9.3 Feature Description

Slow rise and fall time on outputs allow for low-noise outputs.

9.4 Device Functional Modes

Table 1 is the function table for the SNx4AHC08.

Table 1. Function Table (Each Gate)

INF	PUTS	OUTPUT
Α	В	Υ
Н	Н	Н
L	Х	L
Х	L	L



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

A common application for AND gates is the use in power sequencing. Power sequencing is often employed in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning. Using the SN74AHC08 to verify that the processor has turned on can protect it from harmful signals.

10.2 Typical Application




Figure 3. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended input conditions
 - Rise time and fall time specs: See $(\Delta t/\Delta v)$ in the *Recommended Operating Conditions* table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}

Submit Documentation Feedback



Typical Application (continued)

10.2.3 Application Curve



 $V_{CC} = 5.5 \text{ V}$

Figure 4. AHC Family V_{OH} vs I_{OH}

11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended. If there are multiple V_{CC} pins, 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 5 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

Copyright © 1996–2015, Texas Instruments Incorporated Submit Documentation Feedback



12.2 Layout Example




Figure 5. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC08	Click here	Click here	Click here	Click here	Click here
SN74AHC08	Click here	Click here	Click here	Click here	Click here

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.

Copyright © 1996-2015, Texas Instruments Incorporated

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9682001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9682001Q2A SNJ54AHC 08FK	Sample
SN74AHC08D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Sample
SN74AHC08DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Sample
SN74AHC08DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Sample
SN74AHC08DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Sample
SN74AHC08N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC08N	Sample
SN74AHC08NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08	Sample
SN74AHC08PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08	Sample
SN74AHC08RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA08	Sample
SNJ54AHC08FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9682001Q2A SNJ54AHC	Sample



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type Pa	_	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	Di	rawing	Qty	(2)	(6)	(3)		(4/5)	
									08FK	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC08, SN74AHC08:

Catalog: SN74AHC08



PACKAGE OPTION ADDENDUM

6-Feb-2020

- Enhanced Product: SN74AHC08-EP, SN74AHC08-EP
- Military: SN54AHC08

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Dec-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC08DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC08DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC08NSR	SO	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74AHC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 27-Dec-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC08DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74AHC08DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74AHC08NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74AHC08PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74AHC08PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74AHC08PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74AHC08RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated