



QUAD 2-INPUT "NOR" GATE

MTTL MC7400P series  
MTTL MC5400L/7400L series

MC5402L\*  
MC7402P,L\*



This device consists of four 2-input NOR gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.



Positive Logic:  $1 = \overline{2 \cdot 3}$   
Negative Logic:  $1 = \overline{2 \cdot 3}$


Input Loading Factor = 1  
Output Loading Factor = 10

Total Power Dissipation = 48 mW typ/pkg  
Propagation Delay Time = 13 ns typ

\*L suffix = TO-116 ceramic package (Case 632)  
P suffix = TO-116 plastic package (Case 606)  
See General Information section for package outline dimensions.

VOLTAGE WAVEFORMS AND DEFINITIONS

SWITCHING TIME TEST CIRCUIT




$C_T = 15 \text{ pF}$  = total parasitic capacitance, which includes probe, wiring, and load capacitances.

\*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-80 or equivalent.

1-6

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The others are tested in the same manner. Further test are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



MC5402  
MC7402

Characteristic	Symbol	MC5402 Test Limits -55 to +125°C		MC7402 Test Limits 0 to +70°C		TEST CURRENT/VOLTAGE VALUES (All Temperatures)																		
		Min	Max	Min	Max	Volts																		
		Pin Under Test	Min	Max	Unit	Min	Max	Unit	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>L</sub>	V <sub>H</sub>	V <sub>INT</sub>	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IN1</sub>	V <sub>IN2</sub>	V <sub>IN1</sub>	V <sub>IN2</sub>	V <sub>NO</sub>	V <sub>CC</sub>	V <sub>CEH</sub>		
Forward Current	I <sub>F</sub>	2	-1.6	mAdc	-	-1.6	mAdc	-	-	2	-	-	3	-	-	-	-	-	-	-	-	-	-	-
Leakage Current	I <sub>L1</sub>	2	40	μAdc	-	40	μAdc	-	-	2	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	I <sub>L2</sub>	2	1.0	mAdc	-	1.0	mAdc	-	-	2	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Output Voltage	V <sub>OL</sub>	1	0.4	Vdc	-	0.4	Vdc	-	-	-	-	-	-	-	2	-	-	-	-	-	-	-	-	-
	V <sub>OH</sub>	1	2.4	-	Vdc	2.4	-	Vdc	-	1	-	-	2	-	-	3	-	-	3	-	-	-	-	-
Short-Circuit Current	I <sub>SC</sub>	1	-20	-55	mAdc	-18	-55	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Power Requirements (Total Device)	I <sub>PPDR</sub>	14	27	mAdc	-	27	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	-	7
	I <sub>PDL</sub>	14	14.4	mAdc	-	14.4	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	-	2.3, 5.6, 8, 9, 11, 12
	Switching Parameters																					14	-	-
Turn-On Delay	t <sub>pd</sub>	2, 1	15**	ns	-	15**	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	-	3, 7*
Turn-Off Delay	t <sub>pd</sub>	2, 1	29**	ns	-	29**	ns	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	-	3, 7*

\* Ground inputs to gate not under test.  
\*\* Tested only at 25°C.

3 70