

96S02 • 96LS02

T-51-19

96S02
96LS02

DUAL RETRIGGERABLE RESETTABLE
MONOSTABLE MULTIVIBRATOR


DESCRIPTION — The 96S02 and 96LS02 are dual retriggerable and resettable monostable multivibrators. These one-shots provide exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 1.0 MΩ for the 96LS02 and 2.0 MΩ for the 96S02 reduce required capacitor values. Hysteresis is provided on both trigger inputs of the 96LS02 and on the positive trigger input of the 96S02 for increased noise immunity.

- REQUIRED TIMING CAPACITANCE REDUCED BY FACTORS OF 10 TO 100 OVER CONVENTIONAL DESIGNS
- BROAD TIMING RESISTOR RANGE — 1.0 kΩ to 2.0 MΩ
- OUTPUT PULSE WIDTH IS VARIABLE OVER A 2000:1 RANGE BY RESISTOR CONTROL
- PROPAGATION DELAY OF 35 ns 96LS02, 12 ns 96S02
- 0.3 V HYSTERESIS ON TRIGGER INPUTS
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE
- 35 ns TO ∞ OUTPUT PULSE WIDTH RANGE


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	
Plastic DIP (P)	A	96S02PC, 96LS02PC		9B
Ceramic DIP (D)	A	96S02DC, 96LS02DC	96S02DM, 96LS02DM	6B
Flatpak (F)	A	96S02FC, 96LS02FC	96S02FM, 96LS02FM	4L

CONNECTION DIAGRAM
PINOUT A



LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	96S (U.L.) HIGH/LOW	96LS (U.L.) HIGH/LOW
I ₀ -bar	Trigger Input (Active Falling Edge)	0.5/0.625	
I ₀	Schmitt Trigger Input (Active Falling Edge)		0.5/0.25
I ₁	Schmitt Trigger Input (Active Rising Edge)	0.5/0.625	0.5/0.25
CD	Direct Clear Input (Active LOW)	0.5/0.625	0.5/0.25
Q	True Pulse Output	25/12.5	10/5.0 (2.5)
Q-bar	Complementary Pulse Output	25/12.5	10/5.0 (2.5)

7-51-19

LOGIC DIAGRAM




FUNCTIONAL DESCRIPTION — The 96S02 and 96LS02 dual retriggerable resettable monostable multivibrators have two dc coupled trigger inputs per function, one active LOW (\bar{I}_0) and one active HIGH (I_1). The I_1 input of both circuit types and the \bar{I}_0 input of the 96LS02 utilize an internal Schmitt trigger with hysteresis of 0.3 V to provide increased noise immunity. The use of active HIGH and LOW inputs allows either rising or falling edge triggering and optional non-retriggerable operation. The inputs are dc coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggerring may be inhibited by tying the \bar{Q} output to \bar{I}_0 or the Q output to I_1 . Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.

Operation Notes

TIMING

1. An external resistor (R_x) and an external capacitor (C_x) are required as shown in the Logic Diagram. The value of R_x may vary from 1.0 k Ω to 1.0 M Ω (96LS02) or 2.0 M Ω (96S02).
2. The value of C_x may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{cc}/R_x the timing equations may not represent the pulse width obtained.
3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1 (15), the (-) terminal to pin 2 (14) and R_x . Pin 1 (15) will remain positive with respect to pin 2 (14) during the timing cycle. In the 96S02, however, during quiescent (non-triggered) conditions, pin 1 (15) may go negative with respect to pin 2 (14) depending on values of R_x and V_{cc} . For values of $R_x \geq 10$ k Ω the maximum amount of capacitor reverse polarity, pin 1 (15) negative with respect to pin 2 (14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the 96S02 when $R_x \geq 10$ k Ω .
4. The output pulse width t_w for $R_x \geq 10$ k Ω and $C_x \geq 1000$ pF is determined as follows:
 (96S02) $t_w = 0.55 R_x C_x$
 (96LS02) $t_w = 0.43 R_x C_x$
 Where R_x is in k Ω , C_x is in pF, t is in ns or R_x is in k Ω , C_x is in μ F, t is in ms.
5. The output pulse width for $R_x < 10$ k Ω or $C_x < 1000$ pF should be determined from pulse width versus C_x or R_x graphs.
6. To obtain variable pulse width by remote trimming, the following circuit is recommended:



7

96S02 • 96LS02

7-51-19


NATIONAL SEMICOND {LOGIC} D2E D █ 6501122 0064254 8 █

Operation Notes (Cont'd)

- Under any operating condition, C_X and R_X (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- V_{CC} and ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and ground leads do not cause interaction between one shots. Use of a $0.01 \mu F$ to $0.1 \mu F$ bypass capacitor between V_{CC} and ground located near the circuit is recommended.

TRIGGERING

- The minimum negative pulse width into \bar{I}_0 is 8.0 ns; the minimum positive pulse width into I_1 is 12 ns.
- Input signals to the 96S02 exhibiting slow or noisy transitions should use the positive trigger input I_1 which contains a Schmitt trigger. Input signals to the 96LS02 exhibiting slow or noisy transitions can use either trigger as both are Schmitt triggers.
- When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering.



- An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on \bar{C}_D will not trigger the 96S02 or 96LS02. If the \bar{C}_D input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.







TRIGGERING TRUTH TABLE

PIN NO'S.			OPERATION
5 (11)	4 (12)	3 (13)	
H → L	L	H	Trigger
H	L → H	H	Trigger
X	X	L	Reset







H = HIGH Voltage Level $\geq V_{IH}$
 L = LOW Voltage Level $\leq V_{IL}$
 X = Immaterial (either H or L)
 H → L = HIGH to LOW Voltage Level transition
 L → H = LOW to HIGH Voltage Level transition

TYPICAL CHARACTERISTICS
96S02

T-51-19



TYPICAL CHARACTERISTICS
96LS02



T-51-19

96S02 • 96LS02

NATIONAL SEMICOND {LOGIC} 02E D 6501122 0064257 3

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	96S		96LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
V _{T+}	Positive-going Threshold Voltage, \bar{I}_0, I_1 (96LS02) I_1 (96S02)	2.0		2.0		V	V _{CC} = 5.0 V
V _{T-}	Negative-going Threshold Voltage \bar{I}_0, I_1 (96LS02) I_1 (96S02)	XM	0.8	0.7		V	V _{CC} = 5.0 V
		XC	0.8	0.8			
V _{OH}	Output HIGH Voltage	XM	2.7	2.5		V	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL} I _{OH} = -400 μA ('LS02) I _{OH} = -1.0 mA ('S02)
		XC	2.7	2.7			
V _{OL}	Output LOW Voltage	XM	0.5	0.5		V	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}
		XC	0.5	0.4			
V _{CX}	Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14)	-0.85	3.0	0	3.0	V	R _X = 1.0 kΩ V _{CC} = 4.75 V R _X = > 10 kΩ to 5.25 V R _X > 1.0 MΩ
I _{IH}	Input HIGH Current		20	20		μA	V _{IN} = 2.7 V
			0.1	0.1		mA	V _{IN} = 5.5 V ('S02) V _{CC} = Max V _{IN} = 10 V ('LS02)
I _{IL}	Input LOW Current	-1.0		-0.4		mA	V _{IN} = 0.4 V, V _{CC} = Max
I _{OS}	Output Short Circuit Current	-40	-100	-20	-100	mA	V _{CC} = Max, V _{OUT} = 0 V
I _{CC}	Power Supply Current		75		36	mA	V _{IN} = Open, V _{CC} = Max

7




Fig. a

96S02 • 96LS02

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0064258 5

7-51-19

AC CHARACTERISTICS: $V_{CC} = +5.0\text{ V}$, $T_A = +25^\circ\text{ C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	96S		96LS		UNITS	CONDITIONS
		$C_L = 15\text{ pF}$		$C_L = 15\text{ pF}$			
		Min	Max	Min	Max		
t_{PLH}	Propagation Delay \bar{I}_0 to Q	15		55		ns	Fig. a
t_{PHL}	Propagation Delay \bar{I}_0 to \bar{Q}	19		50		ns	
t_{PLH}	Propagation Delay I_1 to Q	19		60		ns	
t_{PHL}	Propagation Delay I_1 to \bar{Q}	20		55		ns	
t_{PHL}	Propagation Delay \bar{C}_D to Q	20		30		ns	
t_{PLH}	Propagation Delay \bar{C}_D to \bar{Q}	14		35		ns	
$t_w(L)$	\bar{I}_0 Pulse Width LOW	8.0		15		ns	
$t_w(H)$	I_1 Pulse Width HIGH	12		30		ns	
$t_w(L)$	\bar{C}_D Pulse Width LOW	7.0		22		ns	
$t_w(H)$	Minimum Q Pulse Width HIGH	30	45	25	55	ns	$R_X = 1.0\text{ k}\Omega$, $C_X = 10\text{ pF}$ including jig and stray
t_w	Q Pulse Width	5.2	5.8	4.1	4.5	μs	$R_X = 10\text{ k}\Omega$, $C_X = 1000\text{ pF}$
R_X	Timing Resistor Range*	1.0	2000	1.0	1000	$\text{k}\Omega$	$T_A = -55^\circ\text{ C}$ to $+125^\circ\text{ C}$, $V_{CC} = 4.5\text{ V}$ to 5.5 V
t	Change in Q Pulse Width over Temperature	XM XC		3.0 1.0		%	$R_X = 10\text{ k}\Omega$, $C_X = 1000\text{ pF}$
t	Change in Q Pulse Width over V_{CC} Range	1.0		0.8 1.5		%	$T_A = 25^\circ\text{ C}$, $V_{CC} = 4.75\text{ V}$ to 5.25 V , $R_X = 10\text{ k}\Omega$, $C_X = 1000\text{ pF}$ $T_A = 25^\circ\text{ C}$, $V_{CC} = 4.5\text{ V}$ to 5.5 V , $R_X = 10\text{ k}\Omega$, $C_X = 1000\text{ pF}$

*Applies only over commercial V_{CC} and T_A range for 96S02.