

FEATURES:

- N channel FET switches with no parasitic diode to Vcc
 - Isolation under power-off conditions
 - No DC path to Vcc or GND
 - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low RON - 4Ω typical
- Flat RON characteristics over operating range
- Rail-to-rail switching 0 - 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent RON matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth - up to 500 MHz
- LVTTTL-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in TSSOP package

APPLICATIONS:

- Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching



DESCRIPTION:

The QS3VH16861 HotSwitch with 20-bit flow-through pin out is a high bandwidth bus switch. The QS3VH16861 has very low ON resistance, resulting in under 250ps propagation delay through the switch. The switches are controlled by active low enable ($\overline{BE_x}$) controls. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches offer very high impedance at the terminals.

The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS3VH16861 ideal for high performance communications applications.


The QS3VH16861 is characterized for operation from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
V _{TERM} ⁽²⁾	Supply Voltage to Ground	-0.5 to 4.6	V
V _{TERM} ⁽³⁾	DC Switch Voltage V _s	-0.5 to 5.5	V
V _{TERM} ⁽³⁾	DC Input Voltage V _{IN}	-0.5 to 5.5	V
V _{AC}	AC Input Voltage (pulse width ≤20ns)	-3	V
I _{OUT}	DC Output Current (max. current/pin)	120	mA
T _{STG}	Storage Temperature	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1MHz, V_{IN} = 0V, V_{OUT} = 0V)

Symbol	Parameter ⁽¹⁾	Typ.	Max.	Unit
C _{IN}	Control Inputs	3	5	pF
C _{I/O}	Quickswitch Channels (Switch OFF)	4	6	pF
C _{I/O}	Quickswitch Channels (Switch ON)	8	12	pF

NOTE:

- This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	Description
$\overline{BE}x$	Active LOW Bus Enable
A0 - A19	Bus A
B0 - B19	Bus B

FUNCTION TABLE⁽¹⁾

$\overline{BE}1$	$\overline{BE}2$	A0 - A9	A10 - A19	Function
L	L	B0 - B9	B10 - B19	Connect
L	H	B0 - B9	Z	Connect B0 - B9, Disconnect B10 - B19
H	L	Z	B10 - B19	Disconnect B0 - B9, Connect B10 - B19
H	H	Z	Z	Disconnect

NOTE:


- H = HIGH Voltage Level
L = LOW Voltage Level
Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit	
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	$V_{CC} = 2.3\text{V}$ to 2.7V	1.7	—	—	V	
			$V_{CC} = 2.7\text{V}$ to 3.6V	2	—	—		
V_{IL}	Input LOW Voltage	Guaranteed Logic HIGH for Control Inputs	$V_{CC} = 2.3\text{V}$ to 2.7V	—	—	0.7	V	
			$V_{CC} = 2.7\text{V}$ to 3.6V	—	—	0.8		
I_{IN}	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$		—	—	± 1	μA	
I_{OZ}	Off-State Current (Hi-Z)	$0\text{V} \leq V_{OUT} \leq 5\text{V}$, Switches OFF		—	—	± 1	μA	
I_{OFF}	Data Input/Output Power Off Leakage	V_{IN} or V_{OUT} 0V to 5V , $V_{CC} = 0\text{V}$		—	—	± 1	μA	
R_{ON}	Switch ON Resistance	$V_{CC} = 2.3\text{V}$ (Typ. at $V_{CC} = 2.5\text{V}$)	$V_{IN} = 0\text{V}$	$I_{ON} = 30\text{mA}$	—	6	8	Ω
			$V_{IN} = 1.7\text{V}$	$I_{ON} = 15\text{mA}$	—	7	9	
		$V_{CC} = 3\text{V}$	$V_{IN} = 0\text{V}$	$I_{ON} = 30\text{mA}$	—	4	6	
			$V_{IN} = 2.4\text{V}$	$I_{ON} = 15\text{mA}$	—	5	8	

NOTE:1. Typical values are at $V_{CC} = 3.3\text{V}$ and $T_A = 25^{\circ}\text{C}$, unless otherwise noted.**TYPICAL ON RESISTANCE vs V_{IN} AT $V_{CC} = 3.3\text{V}$** 


POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ.	Max.	Unit
I _{CCQ}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC} , f = 0	—	1.5	3	mA
ΔI _{CC}	Power Supply Current ^(2,3) per Input HIGH	V _{CC} = Max., V _{IN} = 3V, f = 0 per Control Input	—	—	30	μA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = 3.3V, A and B Pins Open, Control Inputs Toggling @ 50% Duty Cycle	See Typical I _{CCD} vs Enable Frequency graph below			

NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and B pins do not contribute to ΔI_{CC}.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL I_{CCD} vs ENABLE FREQUENCY CURVE AT V_{CC} = 3.3V




SWITCHING CHARACTERISTICS OVER OPERATING RANGET_A = -40°C to +85°C

Symbol	Parameter	V _{CC} = 2.5 ± 0.2V ⁽¹⁾		V _{CC} = 3.3 ± 0.3V ⁽¹⁾		Unit
		Min. ⁽⁴⁾	Max.	Min. ⁽⁴⁾	Max.	
t _{PLH} t _{PHL}	Data Propagation Delay ^(2,3) A to B or B to A	—	0.2	—	0.2	ns
t _{PZH} t _{PZL}	Switch Turn-On Delay $\overline{\text{BEx}}$ to xA or xB	1.5	8.5	1.5	8	ns
t _{PHZ} t _{PLZ}	Switch Turn-Off Delay $\overline{\text{BEx}}$ to xA or xB	1.5	7.5	1.5	7.5	ns
$\overline{\text{fBEx}}$	Operating Frequency-Enable ^(2,5)	—	10	—	20	MHz


NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for $\overline{\text{BEx}}$ control input (pass voltage > V_{CC}, V_{IN} = 5V, R_{LOAD} ≥ 1MΩ, no C_{LOAD}).


SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



Rail-to-Rail Switching



Fast Ethernet Data Switching (LAN Switch)




Hot Swapping


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS


Symbol	V _{CC} ⁽¹⁾ = 3.3V ± 0.3V	V _{CC} ⁽²⁾ = 2.5V ± 0.2V	Unit
V _{LOAD}	6	2 x V _{CC}	V
V _{IH}	3	V _{CC}	V
V _T	1.5	V _{CC} /2	V
V _{LZ}	300	150	mV
V _{HZ}	300	150	mV
C _L	50	30	pF



Propagation Delay



Test Circuits for All Outputs



NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_r ≤ 2.5ns; t_r ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t_r ≤ 2ns; t_r ≤ 2ns.

SWITCH POSITION

Test	Switch
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND
t _{PD}	Open

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.