SCES050B - AUGUST 1995 - REVISED JANUARY 1997

- Member of the Texas Instruments Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


#### description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCHR162269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock enable (CLKENA)

# DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select  $(\overline{SEL})$  line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables  $(\overline{OEA}, \overline{OEB1},$  and  $\overline{OEB2})$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs are designed to sink up to 12 mA and include  $26-\Omega$  resistors to reduce overshoot and undershoot.

The SN74ALVCHR162269 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



#### **Function Tables**

#### **OUTPUT ENABLE**

	INPUTS	OUTPUTS			
CLK	OEA	OEB	Α	1B, 2B	
1	Н	Н	Z	Z	
1	Н	L	z	Active	
1	L	Н	Active	Z	
1	L	L	Active	Active	

#### A-TO-B STORAGE ( $\overline{OEB} = L$ )

	INPUTS			OUTI	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
L	Н	<b>↑</b>	L	L	2B <sub>0</sub> †
L	Н	$\uparrow$	Н	Н	2B <sub>0</sub> †
L	L	$\uparrow$	L	L	L
L	L	$\uparrow$	Н	Н	н
Н	L	$\uparrow$	L	1B0 <sup>†</sup>	L
Н	L	$\uparrow$	Н	1B0 <sup>†</sup>	н
Н	Н	Χ	Χ	1B0 <sup>†</sup>	2B <sub>0</sub> †

<sup>†</sup>Output level before the indicated steady-state input conditions were established


#### B-TO-A STORAGE ( $\overline{OEA} = L$ )

	INPL	OUTPUT		
CLK	SEL	1B	2B	Α
Х	Н	Х	Х	A <sub>0</sub> † A <sub>0</sub> †
Х	L	Χ	X	A <sub>0</sub> †
<b>↑</b>	Н	L	Χ	L
<b>↑</b>	Н	Н	X	Н
<b>↑</b>	L	Χ	L	L
<b>↑</b>	L	Χ	Н	Н

<sup>†</sup>Output level before the indicated steady-state input conditions were established



### logic diagram (positive logic)





## SN74ALVCHR162269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050B - AUGUST 1995 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1)	$\dots$ $-0.5$ V to $4.6$ V
I/O ports (see Notes 1 and 2) –	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2) –	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.3	3.6	٧	
	High lavel input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
$V_{IH}$	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
V	Lavy lavyal innovity california	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
$V_{IL}$	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	V	
VI	Input voltage	·	0	VCC	V	
Vo	Output voltage		0	VCC	٧	
		V <sub>CC</sub> = 2.3 V		-6		
ЮН	High-level output current	$V_{CC} = 2.7 \text{ V}$		-8	mA	
ЮН		V <sub>CC</sub> = 3 V		-12		
		V <sub>CC</sub> = 2.3 V		6		
loL	Low-level output current					
		V <sub>CC</sub> = 3 V		12		
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## **SN74ALVCHR162269** 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES050B – AUGUST 1995 – REVISED JANUARY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	CONDITIONS	vcc	MIN	TYPT	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	Vcc-	0.2			
VOH		1 4A	V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
	I <sub>OH</sub> = −4 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2					
	I 6 A	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			V		
	I <sub>OH</sub> = −6 mA	V <sub>IH</sub> = 2 V	3 V	2.4					
	I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2					
		$I_{OH} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA	$V_{IL} = 0.7 V$	2.3 V			0.4		
		IOL = 4 IIIA	V <sub>IL</sub> = 0.8 V	2.7 V	0.4		0.4		
VOL		lo. 6 mA	$V_{IL} = 0.7 V$	2.3 V			0.55	V	
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55	}		
	I <sub>OL</sub> = 8 mA,	$V_{IL} = 0.8 V$	2.7 V			0.6			
		$I_{OL} = 12 \text{ mA},$	$V_{IL} = 0.8 V$	3 V	V		0.8		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μА	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		$V_{ } = 1.7 \text{ V}$		2.3 V	-45				
l <sub>l(hold)</sub>		V <sub>I</sub> = 0.8 V		3 V	75			μА	
		V <sub>I</sub> = 2 V		]	-75				
		V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500		
loz§		V <sub>O</sub> = V <sub>CC</sub> or GND‡		3.6 V			±10	μА	
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μА	
Δlcc		One input at V <sub>CC</sub> - 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μА	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		3.5		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		9		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.

## SN74ALVCHR162269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050B - AUGUST 1995 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				= 2.5 V .2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	135	0	135	0	135	MHz
t <sub>w</sub>	Pulse duration, C	CLK high or low	3.3		3.3		3.3		ns
		A data before CLK↑	2		2		1.7		
		B data before CLK↑	2.2		2.1		1.8		
t <sub>su</sub>	Setup time	SEL before CLK↑	1.6		1.6		1.3		ns
		CLKENA1 or CLKENA2 before CLK↑	1		1.2		0.9		
		OE before CLK↑	1.5		1.6		1.3		
		A data after CLK↑	0.7		0.6		0.6		
		B data after CLK↑	0.7		0.6		0.6		
th	Hold time	SEL after CLK↑	1.1		0.7		0.7		ns
		CLKENA1 or CLKENA2 after CLK↑	1		0.8		1.1		
		OE after CLK↑	0.8		0.8		0.8		

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001701)	MIN	MIN MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			135		135		135		MHz
	CLK	В	1.5	9.2		7.9	1.6	6.7	ns
<sup>t</sup> pd	OLK	Α	1.5	7.4		6.4	1.6	5.5	
	CLK	В	1.5	8.8		7.3	1.6	6.6	20
<sup>t</sup> en	CLK	А	1.5	8.5		6.8	1.6	6.4	ns
4	CLK	В	1.8	8.7		7.5	1.6	6.5	20
<sup>t</sup> dis	OLK	Α	1.9	8.1		7.4	1.6	6	ns

## operating characteristics, T<sub>A</sub> = 25°C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP		
C . Davier dissination associtance		Outputs enabled	C <sub>I</sub> = 50 pF, f = 10 MHz	87	120	рF	
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	GL = 50 pr, T = 10 MH2	80.5	118	рг	



#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns. } t_f \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis-
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns.}$   $t_f \leq 2.5 \text{ ns.}$
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

