

### 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

### IDT74SSTUBF32868A

### **Description**

This 28-bit 1:2 configurable registered buffer is designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL\_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads, and meet SSTL\_18 specifications, except the open-drain error (QERR) output.

The IDT74SSTUBF32868A operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low. The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (Vref) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low except QERR. The LVCMOS RESET and C inputs must always be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up. In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register will be cleared and the data outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the IDT74SSTUBF32868A must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The IDT74SSTUBF32868A includes a parity checking function. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR\_IN input of the device. The corresponding  $\overline{\text{QERR}}$  output signal for the data inputs is generated two clock cycles after the data, to which the  $\overline{\text{QERR}}$  signal applies, is registered. The IDT74SSTUBF32868A accepts a parity bit from the memory controller on the parity bit (PAR\_IN) input, compares it with the data received on the DIMM-independent D-inputs (D1-D5, D7, D9-D12, D17-D28 when C = 0; or D1-D12, D17-D20, D22, D24-D28 when C = 1) and indicates whether a parity error has

occurred on the open-drain QERR pin (active low). The convention is even parity, i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity, all DIMM-independent D-inputs must be tied to a known logic state. If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity error duration or until RESET is driven low. If a parity error occurs on the clock cycle before the device enters the low-power (LPM) and the QERR output is driven low, then it stays lateched low for the LPM duration plus two clock cycles or until RESET is driven low. The DIMM-dependent signals (DCKE0, DCKE1, DODT0, DODT1, DCS0 and DCS1) are not included in the parity check computation.

The C input controls the pinout configuration from register-A configuration (when low) to register-B configuration (when high). The C input should not be switched during normal operation. It should be hardwired to a valid low or high level to configure the register in the desired mode. The device also supports low-power active operation by monitoring both system chip select (DCS0 and DCS1) and CSGEN inputs and will gate the Qn outputs from changing states when CSGEN, DCSO, and DCS1 inputs are high. If CSGEN, DCS0 or DCS1 input is low, the Qn outputs will function normally. Also, if both DCSO and DCS1 inputs are high, the device will gate the QERR output from changing states. If either DCS0 or DCS1 is low, the QERR output will function normally. The RESET input has priority over the  $\overline{DCS0}$  and  $\overline{DCS1}$  control and when driven low will force the Qn outputs low, and the QERR output high. If the chip-select control functionality is not desired, then the CSGEN input can be hard-wired to ground, in which case, the setup-time requirement for DCSO and DCS1 would be the same as for the other D data inputs. To control the low-power mode with  $\overline{DCS0}$  and  $\overline{DCS1}$  only, then the CSGEN input should be pulled up to Vdd through a pullup resistor. The two VREF pins (A1 and V1) are connected together internally by approximately 150. However, it is necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin should be terminated with a VREF coupling capacitor.


### **Features**

- 28-bit 1:2 registered buffer with parity check functionality
- Supports SSTL\_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on CSGEN and RESET inputs
- Low voltage operation: VDD = 1.7V to 1.9V
- Available in 176-ball LFBGA package


# **Applications**

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS98ULPA877A or IDTCSPUA877A
- Ideal for DDR2 667 and 800


## **Block Diagram**




# **Parity Logic Diagram**




# **Block Diagram**



# **Parity Logic Diagram**



# **Pin Configuration**



176 BALL BGA TOP VIEW

# **Pin Configuration**

Α	D2	D1	С	GND	VREF	GND	Q1A	Q1B
В	D4	D3	VDD	VDD	VDD	VDD	Q2A	Q2B
С	D6 (DCKE1)	D5	GND	GND	GND	GND	Q3A	Q3B
D	D8 (DCKE0)	D7	VDD	VDD	VDD	VDD	Q4A	Q4B
Е	D9	Q6A (QCKE1A)	GND	GND	GND	GND	Q5A	Q5B
F	D10	Q8A (QCKE0A)	VDD	VDD	VDD	VDD	Q7A	Q6B (QCKE1B)
G	D11	Q10A	GND	GND	GND	GND	Q9A	Q7B
Н	D12	Q12A	VDD	VDD	VDD	VDD	Q11A	Q8B (QCKE0B)
J	DCS1	QCS1	GND	GND	GND	GND	Q10B	Q9B
K	DCS0	QCS0	VDD	VDD	VDD	VDD	Q12B	Q11B
L	CLK	CSGEN	PAR_IN	GND	GND	GND	Q14B (QCS0B)	Q13B (QCS1B)
М	CLK	RESET	QERR	VDD	VDD	VDD	Q15B (QODT0B)	Q16B (QODT1B)
N	D15 (DODT0)	Q15A (QODT0A)	GND	GND	GND	GND	Q17B	Q18B
Р	D16 (DODT1)	Q16A (QODT1A)	VDD	VDD	VDD	VDD	Q19B	Q20B
R	D17	Q17A	GND	GND	GND	GND	Q18A	Q21B
Т	D18	Q19A	VDD	VDD	VDD	VDD	Q20A	Q22B
U	D19	Q21A	GND	GND	GND	GND	Q22A	Q23B
٧	D20	Q23A	VDD	VDD	VDD	VDD	Q24A	Q24B
W	D21	D22	GND	GND	GND	GND	Q25A	Q25B
Υ	D23	D24	VDD	VDD	VDD	VDD	Q26A	Q26B
AA	D25	D26	GND	GND	GND	GND	Q27A	Q27B
AB	D27	D28	NC	VDD	VREF	VDD	Q28A	Q28B
	1	2	3	4	5	6	7	8

Α	D2	D1	С	GND	VREF	GND	Q1A	Q1B
В	D4	D3	VDD	VDD	VDD	VDD	Q2A	Q2B
С	D6	D5	GND	GND	GND	GND	Q3A	Q3B
D	D8	D7	VDD	VDD	VDD	VDD	Q4A	Q4B
Е	D9	Q6A	GND	GND	GND	GND	Q5A	Q5B
F	D10	Q8A	VDD	VDD	VDD	VDD	Q7A	Q6B
G	D11	Q10A	GND	GND	GND	GND	Q9A	Q7B
Н	D12	Q12A	VDD	VDD	VDD	VDD	Q11A	Q8B
J	D13 (DODT1)	Q13A (QODT1A)	GND	GND	GND	GND	Q10B	Q9B
K	D14 (DODT0)	Q14A (QODT0A)	VDD	VDD	VDD	VDD	Q12B	Q11B
L	CLK	CSGEN	PAR_IN	GND	GND	GND	Q14B (QODT0B)	Q13B (QODT1B)
М	CLK	RESET	QERR	VDD	VDD	VDD	Q15B (QCS0B)	Q16B (QCS1B)
N	D15 (DCS0)	Q15A (QCS0A)	GND	GND	GND	GND	Q17B	Q18B
Р	D16 (DCS1)	Q16A (QCS1A)	VDD	VDD	VDD	VDD	Q19B	Q20B
R	D17	Q17A	GND	GND	GND	GND	Q18A	Q21B (QCKE0B)
Т	D18	Q19A	VDD	VDD	VDD	VDD	Q20A	Q22B
U	D19	Q21A (QCKE0A)	GND	GND	GND	GND	Q22A	Q23B (QCKE1B)
٧	D20	Q23A (QCKE1A)	VDD	VDD	VDD	VDD	Q24A	Q24B
W	D21 (DCKE0)	D22	GND	GND	GND	GND	Q25A	Q25B
Υ	D23 (DCKE1)	D24	VDD	VDD	VDD	VDD	Q26A	Q26B
AA	D25	D26	GND	GND	GND	GND	Q27A	Q27B
AB	D27	D28	NC	VDD	VREF	VDD	Q28A	Q28B
	1	2	3	4	5	6	7	8

# 1:2 REGISTER A (C = 0)

NOTE: NC denotes a no-connect (ball present but not connected to the die).

1:2 REGISTER B (C = 1)

### **Function Table**

	Inputs <sup>1</sup>							Out	puts	
RESET	DCS0	DCS1	CSGEN	CLK	CLK	Dx, DODT, DCKE	Qn	QCS0	QCS1	QODT, QCKE
Н	L	L	Х	1	$\downarrow$	L	L	L	L	L
Н	L	L	Х	1	$\downarrow$	Н	Н	L	L	Н
Н	L	L	Х	L or H	L or H	Х	$Q_0^2$	$Q_0^2$	$Q_0^2$	$Q_0^2$
Н	L	Н	Х	1	$\downarrow$	L	L	L	Н	L
Н	L	Н	Х	1	$\downarrow$	Н	Н	L	Н	Н
Н	L	Н	Х	L or H	L or H	Х	$Q_0^2$	$Q_0^2$	$Q_0^2$	$Q_0^2$
Н	Н	L	Х	1	$\downarrow$	L	L	Н	L	L
Н	Н	L	Х	1	$\downarrow$	Н	Н	Н	L	Н
Н	Н	L	X	L or H	L or H	Х	$Q_0^2$	$Q_0^2$	$Q_0^2$	$Q_0^2$
Н	Н	Н	L	1	$\downarrow$	L	L	Н	Н	L
Н	Н	Н	L	1	$\downarrow$	Н	Н	Н	Н	Н
Н	Н	Н	L	L or H	L or H	Х	$Q_0^2$	$Q_0^2$	$Q_0^2$	$Q_0^2$
Н	Н	Н	Н	1	$\downarrow$	L	$Q_0^2$	Н	Н	L
Н	Н	Н	Н	1	<b>\</b>	Н	$Q_0^2$	Н	Н	Н
Н	Н	Н	Н	L or H	L or H	Х	$Q_0^2$	$Q_0^2$	$Q_0^2$	$Q_0^2$
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	L	L	L	L

<sup>1</sup> H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $\uparrow$  = LOW to HIGH

 $\downarrow$  = HIGH to LOW

2 Output Level before the indicated steady-state conditions were established.

## **Parity and Standby Function Table**

	Inputs <sup>1</sup>							
RESET	DCS0	DCS1	CLK	CLK	$\Sigma$ of Inputs = H (D1 - D28)	PAR_IN <sup>2</sup>	QERR <sup>3</sup>	
Н	L	Х	<b>↑</b>	$\downarrow$	Even	L	Н	
Н	L	Х	1	<b>\</b>	Odd	L	L	
Н	L	Х	<b>↑</b>	$\downarrow$	Even	Н	L	
Н	L	Х	1	<b>\</b>	Odd	Н	Н	
Н	Х	L	1	<b>\</b>	Even	L	Н	
Н	Х	L	1	<b>\</b>	Odd	L	L	
Н	Х	L	1	<b>\</b>	Even	Н	L	
Н	Х	L	1	<b>\</b>	Odd	Н	Н	
Н	Н	Н	1	<b>\</b>	Х	Х	QERR <sub>0</sub> <sup>4</sup>	
Н	Х	Х	<b>↑</b>	<b>\</b>	Х	Х	QERR <sub>0</sub>	
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	Н	

- 1 H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - ↑ = LOW to HIGH
  - ↓= HIGH to LOW
- 2 PAR\_IN arrives one clock cycle after the data to which it applies.
- 3 This transition assumes  $\overline{\text{QERR}}$  is HIGH at the crossing of CLK going HIGH and  $\overline{\text{CLK}}$  going LOW. If  $\overline{\text{QERR}}$  is LOW, it stays latched LOW for two clock cycles or until  $\overline{\text{RESET}}$  is driven LOW.
- 4 If  $\overline{DCSO}$ ,  $\overline{DCSI}$ , and CSGEN are driven HIGH, the device is placed in low-power mode (LPM). If a parity error occurs on the clock cycle before the device enters the LPM and the  $\overline{QERR}$  output is driven LOW, it stays latched LOW for the LPM plus two clock cycles or until  $\overline{RESET}$  is driven LOW.

## **Absolute Maximum Ratings**

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Item	Rating			
Supply Voltage, VDD	-0.5V to 2.5V			
Input Voltage Range, VI <sup>1</sup>		-0.5V to VDD + 2.5V		
Output Voltage Range, Vo <sup>1,2</sup>		-0.5V to VDDQ + 0.5V		
Input Clamp Current, Іік		±50mA		
Output Clamp Current, IOK		±50mA		
Continuous Output Clamp Current, Io		±50mA		
Continuous Current through each VDD o	r GND	±100mA		
Package Thermal Impedance (θja) <sup>3</sup>	0m/s Airflow	40.4° C/W		
Fackage mermai impedance (oja)	1m/s Airflow	29.1° C/W		
Storage Temperature, TSTG		-65 to +150° C		

- 1 The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- 2 This current will flow only when the output is in the high state level Vo > VDDQ.
- 3 The package thermal impedance is calculated in accordance with JESD 51.

## **Output Buffer Characteristics**

Output edge rates over recommended operating free-air temperature range

	$VDD = 1.8V \pm 0.1V$		
Parameter	Min.	Max.	Units
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
$dV/dt_{\Delta}^{1}$		1	V/ns

1 Difference between dV/dt\_r (rising edge rate) and dV/dt\_f (falling edge rate).

## **Terminal Functions**

Terminal Name	Electrical Characteristics	Description
GND	Ground Input	Ground
Vdd	1.8V nominal	Power Supply Voltage
VREV	0.9V nominal	Input Reference Clock
CLK	Differential Input	Positive Master Clock Input
CLK	Differential Input	Negative Master Clock Input
С	LVCMOS Input	Configuration Control Inputs - Register A or Register B
RESET	LVCMOS Input	Asynchronous Reset Input. Resets registers and disables Vref data and clock differential-input receivers.
CSGEN	LVCMOS Input	Chip select gate enable – When high, D1-D28 inputs will be latched only when at least one chip select input is low during the rising edge of the clock. When low, the D1-D28 inputs will be latched and redriven on every rising edge of the clock.
D1 - D28	SSTL_18 Input	Data Input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK.
DCS0, DCS1	SSTL_18 Input	Chip select inputs – These pins initiate DRAM address/command decodes, and as such at least one will be low when a valid address/command is present. The Register can be programmed to redrive all D inputs (CSGEN high) only when at least one chip select input is low. If CSGEN, DCSO, and DCS1 inputs are high, D1-D28 inputs will be disabled.
DCKE0, DCKE1	SSTL_18 Input	The outputs of this register bit will not be suspended by the $\overline{\text{DCS0}}$ and $\overline{\text{DCS1}}$ controls
DODT0, DODT1	SSTL_18 Input	The outputs of this register bit will not be suspended by the DCS0 and DCS1 controls
PAR_IN	SSTL_18 Input	Parity Input arrives one cycle after corresponding data input
Q1 - Q28	1.8V CMOS	Data Outputs that are suspended by the DCS0 and DCS1 controls
QCS0, QCS1	1.8V CMOS	Data Output that will not be suspended by the DCS0 and DCS1 controls
QCKE0, QCKE1	1.8V CMOS	Data Output that will not be suspended by the DCS0 and DCS1 controls
QODT0, QODT1	1.8V CMOS	Data Output that will not be suspended by the DCS0 and DCS1 controls
QERR	Open Drain Output	Output Error bit, generated one cycle after the corresponding data output
NC		No Connection

11

# Operating Characteristics, TA = 25° C

The RESET and Cn inputs of the device must be held at valid levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is Low.

Symbol	Parameter		Min.	Тур.	Max.	Units
VDD	I/O Supply Voltage		1.7	1.8	1.9	V
VREF	Reference Voltage		0.49 * VDD	0.5 * VDD	0.51 * VDD	V
VTT	Termination Voltage		VREF - 0.04	VREF	VREF + 0.04	V
Vı	Input Voltage		0		VDD	V
VIH	AC High-Level Input Voltage	Data CSR	VREF + 0.25			
VIL	AC Low-Level Input Voltage	and			VREF - 0.25	.,
VIH	DC High-Level Input Voltage	PAR_IN	VREF + 0.125			V
VIL	DC Low-Level Input Voltage	inputs			VREF - 0.125	
VIH	High-Level Input Voltage	RESET,	0.65 * VDDQ			V
VIL	Low-Level Input Voltage	C0, C1			0.35 * VDDQ	V
VICR	Common Mode Input Range	CLK, CLK	0.675		1.125	V
VID	Differential Input Voltage	CLK, CLK	600			mV
Іон	High-Level Output Current				-6	m A
IOL	Low-Level Output Current			6	mA	
TA	Operating Free-Air Temperatu	ire	0		+70	°C

# **DC Electrical Characteristics Over Operating Range**

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA =  $0^{\circ}$ C to  $+70^{\circ}$ C, VDDQ/VDD = 2.5V  $\pm 0.2$ V.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units	
Vон	Output HIGH Voltage	IOH = -6mA, VDDQ = 1.7V	1.2			V	
Vol	Output LOW Voltage	IOL = 6mA, VDDQ = 1.7V			0.5	V	
Iı∟	All Inputs	VI = VDD or GND; VDD = 1.9V	-5		+5	μΑ	
	Static Standby	$IO = 0$ , $VDD = 1.9V$ , $\overline{RESET} = GND$			200	μΑ	
ldd	Static Operating	IO = 0, VDD = 1.9V, RESET = VDD, VI = VIH(AC) or VIL(AC), CLK = CLK = VIH(AC) or VIL(AC)			10	mA	
	Static Operating	IO = 0, VDD = 1.9V, RESET = VDD, VI = VIH(AC) or VIL(AC), CLK = VIH(AC), CLK = VIL(AC)		180		MA 	
	Dynamic Operating (clock only)	IO = 0, VDD = 1.8V, RESET = VDD, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle		500		μΑ/Clock MHz	
IDDD	Dynamic Operating (per each data input) 1:2 mode	IO = 0, VDD = 1.8V, RESET = VDD, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle.	A, VDDQ = 1.7V  A, VDDQ = 1.7V  D = 1.9V, RESET = GND  D = 1.9V, RESET = VDD, VI = VIL(AC), CLK = CLK = VDD, VI = VIL(AC), CLK = VIH(AC), CLK  D = 1.8V, RESET = VDD, VI = VIL(AC), CLK = VIH(AC), CLK  TO VIL(AC)  D = 1.8V, RESET = VDD, VI = VIL(AC), CLK and CLK  SO% duty cycle  D = 1.8V, RESET = VDD, VI = VIL(AC), CLK and CLK  50% duty cycle  D = 1.8V, RESET = VDD, VI = VIL(AC), CLK and CLK  50% duty cycle  D = 1.8V, RESET = VDD, VI = VIL(AC), CLK and CLK  50% duty cycle  D = 1.8V, RESET = VDD, VI = VIL(AC), CLK and CLK  50% duty cycle. One data  ching at half clock frequency, cycle.  ± 250mV  2 3.5  BV, VIPP = 600mV  2 3.5		μΑ/Clock MHz/ Data		
	Data Inputs	VI = VREF ± 250mV	2		3.5		
Cı	CLK and CLK	VICR = 0.9V, VIPP = 600mV	2.5		4	pF	
	RESET	VI = VDD or GND		5		1	

# Timing Requirements Over Recommended Operating Free-Air Temperature Range

			VDD = 1.8	8V ± 0.1V	
Symbol	Parame	ter	Min.	Max.	Units
fclock	Clock Fre	equency		410	MHz
tw	Pulse Du	ration, CLK, CLK HIGH or LOW	1		ns
tACT <sup>1,2</sup>	Differenti	al Inputs Active Time		10	ns
tinact <sup>1,3</sup>	Differenti	al Inputs Inactive Time		15	ns
		DCS0 before CLK↑, CLK↓, DCS1 and CSGEN HIGH; DCS1 before CLK↑, CLK↓, DCS0 and CSGEN HIGH;	0.6		ns
tsu	Setup Time	DCS0 before CLK↑, CLK↓, DCS1 LOW and CSGEN HIGH or LOW; DCS1 before CLK↑, CLK↓, DCS0 LOW and CSGEN HIGH or LOW	0.5		ns
		DODTn, DCKEn, PAR_IN, and data before CLK $\uparrow$ , CLK $\downarrow$	0.5		ns
tH	Hold	$\overline{ extsf{DCSn}}$ , DODT,n DCKEn, and data after CLK $\uparrow$ , $\overline{ extsf{CLK}} \downarrow$	0.4		ns
i ifi	Time	PAR_IN after CLK↑, CLK↓	0.4		ns


- 1 This parameter is not production tested.
- 2 VREF must be held at a valid input voltage level and data inputs must be held at valid voltage levels for a minimum time of tACT (max) after RESET is taken HIGH.
- 3 VREF data and clock inputs must be held at valid input voltage levels (not floating) for a minimum time of tINACT (max) after RESET is taken LOW.

# Switching Characteristics Over Recommended Free Air Operating Range (unless otherwise noted)

		VDD = 1.8	8V ± 0.1V	
Symbol	Parameter	Min.	Max.	Units
fMAX	Max Input Clock Frequency	410		MHz
tPDM <sup>1</sup>	Propagation Delay, single bit switching, CLK↑ / CLK↓to Qn	1.1	1.5	ns
tpdq <sup>2</sup>	Propagation Delay, single-bit switching, CLK↑ / CLK↓to Qn	0.4	1	ns
tPDMSS	Propagation Delay, simultaneous switching, CLK↑ / CLK↓to Qn		1.6	ns
tLH	LOW to HIGH Propagation Delay, CLK↑ / CLK↓to QERR	1.2	3	ns
tHL	HIGH to LOW Propagation Delay, CLK↑ / CLK↓to QERR	0.7	2.4	ns
tPLH	HIGH to LOW Propagation Delay, RESET ↓ to Qn↓		3	ns
tPHL	LOW to HIGH Propagation Delay, RESET↓to QERR↑		3	ns

- 1 Design target as per JEDEC specifications.
- 2 Production Test. (See Product Test Circuit in TEST CIRCUIT AND WAVEFORM section.)


## **Register Timing**



### NOTES:

- 1.After RESET is switched from LOW to HIGH, all data and PAR\_IN inputs signals must be set and held LOW for a minimum time of tACTMAX, to avoid false error.
- 2.If the data is clocked in on the n clock pulse, the  $\overline{\text{QERR}}$  output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse.


## **Register Timing**



### NOTE:

1.If the data is clocked in on the n clock pulse, the  $\overline{\text{QERR}}$  output signal will be generated on the n+2 clock pulse, and it will be valid on the n+3 clock pulse. If an error occurs and the  $\overline{\text{QERR}}$  output is driven LOW, it stays latched LOW for a minimum of two clock cycles or until  $\overline{\text{RESET}}$  is driven LOW.


# **Register Timing**




### NOTE:

1.After RESET is switched from LOW to HIGH, all data and clock inputs signals must be set and held at valid logic levels (not floating) for a minimum time of tinactmax.


## Test Circuits and Waveforms (VDD = $1.8V \pm 0.1V$ )




Simulation Load Circuit




Voltage and Current Waveforms Inputs Active and Inactive




**Voltage Waveforms - Pulse Duration** 




**Voltage Waveforms - Setup and Hold Times** 



**Production-Test Load Circuit** 



**Voltage Waveforms - Propagation Delay Times** 




**Voltage Waveforms - Propagation Delay Times** 


### NOTES:

- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA
- 3. All input pulses are supplied by generators having the following characteristics: PRR  $\le 0$ MHz, Zo =  $50\Omega$  input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise specified).
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. VTT = VREF = VDD/2
- 6. VIH = VREF + 250mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
- 7. VIL = VREF 250mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- 8. VID = 600mV.
- 9. tplh and tphl are the same as tppm.


## Test Circuits and Waveforms (VDD = $1.8V \pm 0.1V$ )




Load Circuit: High-to-Low Slew-Rate Adjustment




Voltage Waveforms: High-to-Low Slew-Rate Adjustment




Load Circuit: Low-to-High Slew-Rate Adjustment




Voltage Waveforms: Low-to-High Slew-Rate Adjustment




**Load Circuit: Error Output Measurements** 



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to RESET input)



Voltage Waveforms: Open Drain Output High-to-Low Transition Time (with respect to clock inputs)




Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to clock inputs)

### NOTES:

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  0MHz, Zo = 50 $\Omega$  input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise specified).

## **Ordering Information**



IDT74SSTUBF32868A 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

COMMERCIAL TEMPERATURE GRADE

### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/