

April 1989 Revised October 2000

### 9403A

# First-In First-Out (FIFO) Buffer Memory

#### **General Description**

The 9403A is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 9403A has 3-STATE outputs which provide added versatility and is fully compatible with all TTL families.

#### **Features**


- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- 3-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package

### **Ordering Code:**


Order Number	Package Number	Package Description
9403APC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**




### **Connection Diagram**



# Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
D <sub>0</sub> -D <sub>8</sub>	Parallel Data Inputs	2.0/0.667	40 μΑ/400 μΑ
D <sub>S</sub>	Serial Data Input	2.0/0.667	40 μΑ/400 μΑ
$P_{L}$	Parallel Load Input	2.0/0.667	40 μΑ/400 μΑ
CPSI	Serial Input Clock	2.0/0.667	40 μΑ/400 μΑ
ĪES	Serial Input Enable	2.0/0.667	40 μΑ/400 μΑ
TTS	Transfer to Stack Input	2.0/0.667	40 μΑ/400 μΑ
OES	Serial Output Enable	2.0/0.667	40 μΑ/400 μΑ
TOS	Transfer Out Serial	2.0/0.667	40 μΑ/400 μΑ
TOP	Transfer Out Parallel	2.0/0.667	40 μΑ/400 μΑ
MR	Master Reset	2.0/0.667	40 μΑ/400 μΑ
ŌĒ	Output Enable	2.0/0.667	40 μΑ/400 μΑ
CPSO	Serial Output Clock	2.0/0.667	40 μΑ/400 μΑ
Q <sub>0</sub> - Q <sub>3</sub>	Parallel Data Outputs	285/26.7	5.7 mA/16 mA
$Q_S$	Serial Data Output	285/26.7	5.7 mA/16 mA
ĪRF	Input Register Full	20/13.3	$-400~\mu\text{A/8}$ mA
ORE	Output Register Empty	20/13.3	–400 μA/8 mA

# **Block Diagram**



### **Functional Description**

As shown in the block diagram the 49403A consists of three sections:

- An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

#### **INPUT REGISTER (DATA ENTRY)**

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F $_3$  flip-flop and resetting the other flip-flops. The  $\overline{\mathbb{Q}}$  output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH

Parallel Entry—A HIGH on the PL input loads the  $D_0$ - $D_3$  inputs into the  $F_0$ - $F_3$  flip-flops and sets the FC flip-flop. This forces the  $\overline{\text{IRF}}$  output LOW indicating that the input register is full. During parallel entry, the  $\overline{\text{CPSI}}$  input must be LOW. If parallel expansion is not being implemented,  $\overline{\text{IES}}$  must be LOW to establish row mastership (see Expansion section).

**Serial Entry**—Data on the D<sub>S</sub> input is serially entered into the F<sub>3</sub>, F<sub>2</sub>, F<sub>1</sub>, F<sub>0</sub>, FC shift register on each HIGH-to-LOW transition of the  $\overline{\text{CPSI}}$  clock input, provided  $\overline{\text{IES}}$  and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops,  $F_0\text{-}F_3$ . The FC flip-flop is set, forcing the  $\overline{IRF}$  output LOW and internally inhibiting  $\overline{CPSI}$  clock pulses from affecting the register, Figure 2 illustrates the final positions in a 9403A resulting from a 64-bit serial bit train.  $B_0$  is the first bit,  $B_{63}$  the last bit.




FIGURE 1. Conceptual Input Section




FIGURE 2. Final Positions in a 9403A Resulting from a 64-Bit Serial Train

#### Functional Description (Continued)

**Transfer to the Stack**—The outputs of Flip-Flops  $F_0$ - $F_3$  feed the stack. A LOW level on the  $\overline{\text{TTS}}$  input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the  $\overline{\text{IRF}}$  output to the  $\overline{\text{TTS}}$  input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the

stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403A as in most modern FIFO designs, the  $\overline{\mbox{MR}}$  input only initializes the stack control section and does not clear the data.

#### **OUTPUT REGISTER (DATA EXTRACTION)**

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-STATE 4-bit parallel data bus or on a 3-STATE serial data bus. The output section generates and receives the necessary status and control signals. Figure 3 is a conceptual logic diagram of the output section.




FIGURE 3. Conceptual Output Section

Parallel Data Extraction—When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer ORE goes HIGH, indicating valid data on the data outputs (provided the 3-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, ORE will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded fo<u>r sing</u>le slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being

transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack,  $\overline{\text{ORE}}$  remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction—When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer ORE goes HIGH indicating valid data in the register. The 3-STATE Serial Data Output, Q<sub>S</sub>, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces ORE output LOW and disables the serial output, Q<sub>S</sub> (refer to Figure 3). For serial operation the ORE output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

# Functional Description (Continued) EXPANSION

**Vertical Expansion**—The 9403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in Figure 4. Using the same technique, and FIFO of (15n + 1)-words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.




FIGURE 4. A Vertical Expansion Scheme

Horizontal Expansion—The 9403A can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in Figure 5. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The IRF output of the right most device (most significant device) is connected to the TTS inputs of all devices. Similarly, the ORE output of the most significant device is connected to the TOS inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.

Horizontal and Vertical Expansion—The 9403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of (15m + 1)-words by (4n)-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. Figure 7 and Figure 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.

Interlocking Circuitry—Most conventual FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403A incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating

In the 9403A array of Figure 6 devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its  $\overline{\text{IES}}$  input from a row master or a slave of higher priority.

In a similar fashion, the  $\overline{ORE}$  outputs of slaves will not go HIGH until their  $\overline{OES}$  inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the  $\overline{IRF}$  output of the final slave in that row goes HIGH and that output data for the array may be extracted when the  $\overline{ORE}$  of the final slave in the output row goes HIGH.

The row master is established by connecting its IES input to ground while a slave receives it IES input from the IRF output of the next higher priority device. When an array of 9403A FIFOs is initialized with a LOW on the  $\overline{\text{MR}}$  inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the Master Latch is set. Whenever TTS goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a TOS or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and ORE goes HIGH. If the Master latch is reset, the ORE output will be LOW until an OES input is received.

### Functional Description (Continued)




FIGURE 5. A Horizontal Expansion Scheme




FIGURE 6. A 31x16 FIFO Array









FIGURE 7. Serial Data Entry for Array of Figure 6



7

## Functional Description (Continued)




FIGURE 9. Final Position of a 496-Bit Serial Input




FIGURE 10. Conceptual Diagram, Interlocking Circuitry

### **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +175°C V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ 

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

### **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Para	meter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode	Voltage			-1.5	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.4			V	N.45	$I_{OH} = -400 \mu A (\overline{IRF}, \overline{ORE})$
	Voltage	10% V <sub>CC</sub>	2.4			V	Min	$I_{OH} = -5.7 \text{ mA } (Q_n, Q_s)$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 8 mA (IRF, ORE)
	Voltage	10% V <sub>CC</sub>			0.5	V	IVIIII	$I_{OL} = 16 \text{ Ma } (Q_n, Q_s)$
I <sub>IH</sub>	Input HIGH Current				40	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current	Breakdown Test			100	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current				-0.45	mA	Max	V <sub>IN</sub> = 0.4V
I <sub>OZH</sub>	Output Leakage Cu	rrent			100	μΑ	Max	V <sub>OUT</sub> = 2.4V
I <sub>OZL</sub>	Output Leakage Cu	rrent			-100	μΑ	Max	V <sub>OUT</sub> = 0.5V
Ios	Output Short-Circuit	t Current	-30		-130	mA	Max	V <sub>OUT</sub> = 0V
I <sub>CEX</sub>	Output HIGH Leaka	ge Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
I <sub>CC</sub>	Power Supply Curre	ent			170	mA	Max	$V_O = LOW$

# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to $70$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF		Units	Figure Number
Oymboi	r arameter						
		Min	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay,	1.5	20.0	1.5	21.0		
	Negative-Going						
	CPSI to IRF Output					ns	Figures 11, 12
t <sub>PLH</sub>	Propagation Delay,	1.5	36.0	1.5	38.0		11, 12
	Negative-Going						
	TTS to IRF						
t <sub>PLH</sub>	Propagation Delay,	1.5	28.0	1.5	29.0		Fi
t <sub>PHL</sub>	Negative-Going	1.5	28.0	1.5	29.0	ns	Figures 13, 14
	CPSO to Q <sub>S</sub> Output						
t <sub>PLH</sub>	Propagation Delay,	1.5	46.0	1.5	48.0		
t <sub>PHL</sub>	Positive-Going	1.5	46.0	1.5	48.0	ns	Figure 15
	TOP to Outputs Q <sub>0</sub> -Q <sub>3</sub>						
t <sub>PHL</sub>	Propagation Delay,						
	Negative-Going	1.5	35.0	1.5	37.0	ns	Figures 13, 14
	CPSO to ORE						10, 14
t <sub>PHL</sub>	Propagation Delay,						
	Negative-Going	1.5	37.0	1.5	39.0		
	TOP to ORE						Finance 45
t <sub>PLH</sub>	Propagation Delay,					ns	Figure 15
	Positive-Going	1.5	47.0	1.5	49.0		
	TOP to ORE						
t <sub>PLH</sub>	Propagation Delay,						
	Negative-Going	1.5	42.5	1.5	45.0	ns	Figures 13, 14
	TOS to Positive Going ORE						13, 14
t <sub>PLH</sub>	Propagation Delay,						
	Positive-Going	1.5	28.0	1.5	29.0		
	PL to Negative-Going IRF						Figures
t <sub>PLH</sub>	Propagation Delay,					ns	17, 18
	Negative-Going	1.5	24.0	1.5	25.0		
	PL to Positive-Going IRF						


### **AC Electrical Characteristics**

		<b>T</b> <sub>A</sub> = -	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		T <sub>A</sub> = 0°C to +70°C		
0	bol Parameter	V <sub>CC</sub> =			+5.0V	Units	Figure
Symbol		<b>C</b> <sub>L</sub> = !			C <sub>L</sub> = 50 pF		Number
		Min	Max	Min	Max	=	
t <sub>PLH</sub>	Propagation Delay,						†
	Positive-Going	1.5	39.5	1.5	41.0	ns	
	OES to ORE						
t <sub>PLH</sub>	Propagation Delay,						
	Positive-Going	1.5	20.0	1.5	21.0	ns	Figure 18
	IES to Positive-Going IRF						
t <sub>PLH</sub>	Propagation Delay,	1.5	20.0	1.5	20.0		1
	MR to IRF	1.0	20.0	1.5	20.0	ns	
t <sub>PHL</sub>	Propagation Delay,	1.5	33.0	1.5	35.0	ns	
	MR to ORE	1.5	33.0	1.0	30.0	lio	
t <sub>PZH</sub>	Propagation Delay,	1.5	14.0	1.5	14.0	1	1
$t_{PZL}$	$\overline{\text{OE}}$ to Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	1.5	14.0	1.5	14.0		
t <sub>PHZ</sub>	Propagation Delay,	1.5	14.0	1.5	14.0	ns	
$t_{PLZ}$	$\overline{\text{OE}}$ to Q <sub>0</sub> , Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>3</sub>	1.5	14.0	1.5	14.0		
t <sub>PZH</sub>	Propagation Delay,	1.5	16.5	1.5	17.0		1
t <sub>PZL</sub>	Negative-Going	1.5	17.0	1.5	17.0		
	OES to Q <sub>S</sub>						
t <sub>PHZ</sub>	Propagation Delay,	1.5	14.0	1.5	14.0	ns	
$t_{PLZ}$	Negative-Going	1.5	14.0	1.5	14.0		
	OES to Q <sub>S</sub>						
t <sub>PZH</sub>	Turn On Time	1.5	60.0	1.5	60.0		1
$t_{PZL}$	TOS to Q <sub>S</sub>	1.5	60.0	1.5	60.0	ns	
t <sub>DFT</sub>	Fall Through Time		500		500	ns	Figure 16
t <sub>AP</sub>	Parallel Appearance Time,	-19.0	6.5	-20.0	7.0		†
	ORE to Q <sub>0</sub> -Q <sub>3</sub>	-19.0	ზ.ט	-20.0	7.0		
t <sub>AS</sub>	Serial Appearance Time,	0.5	445	10.0	15.0	ns	
	ORE to Q <sub>S</sub>	-9.5	14.5	-10.0	15.0		
t <sub>DBU</sub>	Bubble-Up Time		470	1	500	ns	†

# **AC Operating Requirements**


		T <sub>A</sub> = +25°C	$T_A = 0$ °C to +70°C	Units	Figure Number
Symbol	Parameter	$V_{CC} = +5.0V$	$\textbf{V}_{\textbf{CC}} = +5.0\textbf{V}$		
		Min Max	Min Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	15.5	16.0		
t <sub>S</sub> (L)	D <sub>S</sub> to Negative CPSI	15.5	16.0		Figures 11, 12
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0	2.0	ns	
t <sub>H</sub> (L)	D <sub>S</sub> to CPSI	2.0	2.0		
t <sub>S</sub> (L)	Set-Time, LOW	40.0	40.0		Fi 40
	Negative-Going IES to CPSI	18.0	18.0	ns	Figure 12
t <sub>S</sub> (L)	Set-Up Time, LOW	05.0	70.0	ns	Fi 40
	Negative-Going TTS to CPSI	65.0	70.0		Figure 12
t <sub>S</sub> (H)	Set-Up time, HIGH or LOW	0	0		
t <sub>S</sub> (L)	Parallel Inputs to PL	0	0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0	0	ns	
t <sub>H</sub> (L)	Parallel Inputs to PL	0	0		
t <sub>W</sub> (H)	CPSI Pulse Width	30	32		Figures 11, 12
$t_W(L)$	HIGH or LOW	20	20	ns	
t <sub>W</sub> (H)	PL Pulse Width, HIGH	16.5	17.0	ns	Figures 17, 18
t <sub>W</sub> (L)	TTS Pulse Width, LOW Serial or Parallel Mode	16.0	17.0	ns	Figures 11, 12, 13, 14
t <sub>W</sub> (L)	MR Pulse Width, LOW	15.0	15.0	ns	Figure 16
t <sub>W</sub> (H)	TOP Pulse Width	15.0	17.0	1	Figure 15
$t_W(L)$	HIGH or LOW	15.0	15.0	ns	rigule 15
t <sub>W</sub> (H)	CPSO Pulse Width	17.0	17.0	ne	Figures
$t_W(L)$	HIGH or LOW	17.0	18.0	ns	13, 14
t <sub>REC</sub>	Recovery Time MR to Any Input	16.5	19.0	ns	Figure 16

## **Timing Waveforms**




Conditions: stack not full,  $\overline{\text{IES}}$ , PL LOW

FIGURE 11. Serial Input, Unexpanded or Master Operation



Conditions: stack not full, IES HIGH when initiated, PL LOW


FIGURE 12. Serial Input, Expanded Slave Operation



Conditions: data in stack, TOP HIGH,  $\overline{\text{IES}}$  LOW when initiated,  $\overline{\text{OES}}$  LOW


FIGURE 13. Serial Output, Unexpanded or Master Operation

## Timing Waveforms (Continued)




Conditions: data in stack, TOP HIGH, IES HIGH when initiated

FIGURE 14. Serial Output, Slave Operation




Conditions: IES LOW when initiated, OE, CPSO LOW; data available in stack

FIGURE 15. Parallel Output, 4-Bit Word or Master in Parallel Expansion




# Timing Waveforms (Continued)



Conditions: stack not full,  $\overline{\text{IES}}$  LOW when initialized

FIGURE 17. Parallel Load Mode, 4-Bit Word (Unexpanded) or Master in Parallel Expansion



Conditions: stack not full, device initialized (Note 3) with  $\overline{\text{IES}}\ \text{HIGH}$ 

FIGURE 18. Parallel Load, Slave Mode

Note 3: Initialization requires a master reset to occur after power has been applied.

Note 4:  $\overline{\text{TTS}}$  normally connected to  $\overline{\text{IRF}}.$ 

Note 5: If stack if full,  $\overline{\mbox{IRF}}$  will stay LOW.

#### Physical Dimensions inches (millimeters) unless otherwise noted 1.194-1.214 [30.33-30.84] 0.202 [5.13] R 0.035-0.045 [0.89-1.14] 0.337-0.347 [8.56-8.81] PIN NO. 1 IDENT 0.125 [3.18] 0.125-0.135 0.060 [1.52] TYP → 4X [0.039 0.390-0.410 [3.18-3.43] 0.065 [9.91-10.41] [1.65] 909-1009 0.145-0.200 [3.68-5.08] 0.380 MIN [9.65] 0.020 0.125-0.140 [0.51] [3.18-3.56] 0.047-0.057 TYP 0.428 +0.040 -0.015 0.050 TYP [1.19-1.45] [10.87 <sup>+1.02</sup>] -0.38] [1.27] 0.009-0.015 0.015-0.021 [0.23-0.38] [2.29-2.79]

24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide Package Number N24E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N24E (REV A)