# 1.0 V, Rail-to-Rail, Dual Operational Amplifier

The MC33502 operational amplifier provides rail—to—rail operation on both the input and output. The output can swing within 50 mV of each rail. This rail—to—rail operation enables the user to make full use of the entire supply voltage range available. It is designed to work at very low supply voltages (1.0 V and ground), yet can operate with a supply of up to 7.0 V and ground. Output current boosting techniques provide high output current capability while keeping the drain current of the amplifier to a minimum.

#### **Features**

- Low Voltage, Single Supply Operation (1.0 V and Ground to 7.0 V and Ground)
- High Input Impedance: Typically 40 fA Input Current
- Typical Unity Gain Bandwidth @ 5.0 V = 5.0 MHz,
   @ 1.0 V = 4.0 MHz
- High Output Current ( $I_{SC} = 40 \text{ mA} @ 5.0 \text{ V}, 13 \text{ mA} @ 1.0 \text{ V}$ )
- Output Voltage Swings within 50 mV of Both Rails @ 1.0 V
- Input Voltage Range Includes Both Supply Rails
- High Voltage Gain: 100 dB Typical @ 1.0 V
- No Phase Reversal on the Output for Over–Driven Input Signals
- Input Offset Trimmed to 0.5 mV Typical
- Low Supply Current (I<sub>D</sub> = 1.2 mA/per Amplifier, Typical)
- 600 Ω Drive Capability
- Extended Operating Temperature Range (-40 to 105°C)
- Pb-Free Packages are Available

#### **Applications**

- Single Cell NiCd/Ni MH Powered Systems
- Interface to DSP
- Portable Communication Devices
- Low Voltage Active Filters
- Telephone Circuits
- Instrumentation Amplifiers
- Audio Applications
- Power Supply Monitor and Control
- Compatible with VCX Logic



# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



PDIP-8 P SUFFIX CASE 626






SOIC-8 D SUFFIX CASE 751



A = Assembly Location

L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
or G = Pb-Free Package


#### **PIN CONNECTIONS**



#### ORDERING INFORMATION

Device	Package	Shipping
MC33502P	PDIP-8	50 Units/Rail
MC33502PG	PDIP-8 (Pb-Free)	50 Units/Rail
MC33502D	SOIC-8	98 Units/Rail
MC33502DG	SOIC-8 (Pb-Free)	98 Units/Rail
MC33502DR2	SOIC-8	2500 Tape & Reel
MC33502DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



This device contains 98 active transistors per amplifier.

Figure 1. Simplified Block Diagram

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )	V <sub>S</sub>	7.0	V
ESD Protection Voltage at any Pin Human Body Model	V <sub>ESD</sub>	2000	V
Voltage at Any Device Pin	V <sub>DP</sub>	V <sub>S</sub> ±0.3	V
Input Differential Voltage Range	V <sub>IDR</sub>	V <sub>CC</sub> to V <sub>EE</sub>	V
Common Mode Input Voltage Range	V <sub>CM</sub>	V <sub>CC</sub> to V <sub>EE</sub>	V
Output Short Circuit Duration	t <sub>S</sub>	Note 1	S
Maximum Junction Temperature	T <sub>J</sub>	150	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to 150	°C
Maximum Power Dissipation	P <sub>D</sub>	Note 1	mW

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Power dissipation must be considered to ensure maximum junction temperature (T<sub>J</sub>) is not exceeded.
   ESD data available upon request.

 $\textbf{DC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ \text{V}, \ V_{EE} = 0 \ \text{V}, \ V_{CM} = V_O = V_{CC}/2, \ R_L \ \text{to} \ V_{CC}/2, \ T_A = 25 ^{\circ}C, \ \text{unless otherwise noted.})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V <sub>CM</sub> = 0 to V <sub>CC</sub> )	V <sub>IO</sub>				mV
V <sub>CC</sub> = 1.0 V					
T <sub>A</sub> = 25°C		-5.0	0.5	5.0	
$T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C}$		-7.0	_	7.0	
$V_{CC} = 3.0 \text{ V}$					
T <sub>A</sub> = 25°C		-5.0	0.5	5.0	
$T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C}$		-7.0	_	7.0	
$V_{CC} = 5.0 \text{ V}$					
T <sub>A</sub> = 25°C		-5.0	0.5	5.0	
$T_{A} = -40^{\circ} \text{ to } 105^{\circ}\text{C}$		-7.0	_	7.0	
Input Offset Voltage Temperature Coefficient ( $R_S = 50 \Omega$ )	$\Delta V_{IO}/\Delta T$	-	8.0	_	μV/°C
$T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C}$					
Input Bias Current (V <sub>CC</sub> = 1.0 to 5.0 V)	I I <sub>IB</sub> I	_	0.00004	10	nA
Common Mode Input Voltage Range	V <sub>ICR</sub>	V <sub>EE</sub>	_	V <sub>CC</sub>	V
Large Signal Voltage Gain	A <sub>VOL</sub>				kV/V
$V_{CC} = 1.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		25	100	_	
$R_L = 1.0 \text{ k}\Omega$		5.0	50	_	
$V_{CC} = 3.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		50	500	_	
$R_L = 1.0 \text{ k}\Omega$		25	100	_	
$V_{CC} = 5.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		50	500	-	
$R_L = 1.0 \text{ k}\Omega$		25	200	-	
Output Voltage Swing, High ( $V_{ID} = \pm 0.2 \text{ V}$ )	V <sub>OH</sub>				V
$V_{CC} = 1.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.9	0.95	-	
$R_L = 600 \Omega$		0.85	0.88	-	
$V_{CC} = 1.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.85	_	_	
$R_L = 600 \Omega$		8.0	_	-	
$V_{CC} = 3.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		2.9	2.93	_	
$R_L = 600 \Omega$		2.8	2.84	_	
$V_{CC} = 3.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		2.85	_	_	
$R_L = 600 \Omega$		2.75	_	_	
$V_{CC} = 5.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		4.9	4.92	_	
$R_L = 600 \Omega$		4.75	4.81	_	
$V_{CC} = 5.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		4.85	_	_	
$R_L = 600 \Omega$		4.7	_	_	

 $\textbf{DC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ \text{V}, \ V_{EE} = 0 \ \text{V}, \ V_{CM} = V_O = V_{CC}/2, \ R_L \ \text{to} \ V_{CC}/2, \ T_A = 25 ^{\circ}C, \ \text{unless otherwise noted.})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage Swing, Low (V <sub>ID</sub> = ±0.2 V)	V <sub>OL</sub>				V
$V_{CC} = 1.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.05	0.02	_	
$R_L = 600 \Omega$		0.1	0.05	_	
$V_{CC} = 1.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.1	_	_	
$R_L = 600 \Omega$		0.15	_	_	
$V_{CC} = 3.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.05	0.02	_	
$R_L = 600 \Omega$		0.1	0.08	_	
$V_{CC} = 3.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.1	_	_	
$R_L = 600 \Omega$		0.15	_	_	
$V_{CC} = 5.0 \text{ V } (T_A = 25^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.05	0.02	_	
$R_L = 600 \Omega$		0.15	0.1	_	
$V_{CC} = 5.0 \text{ V } (T_A = -40^{\circ} \text{ to } 105^{\circ}\text{C})$					
$R_L = 10 \text{ k}\Omega$		0.1	_	_	
$R_L = 600 \Omega$		0.2	_	_	
Common Mode Rejection (V <sub>in</sub> = 0 to 5.0 V)	CMR	60	75	_	dB
Power Supply Rejection	PSR	60	75	_	dB
$V_{CC}/V_{EE} = 5.0 \text{ V/Ground to } 3.0 \text{ V/Ground}$					
Output Short Circuit Current ( $V_{in}$ Diff = $\pm 1.0$ V)	I <sub>SC</sub>				mA
$V_{CC} = 1.0 \text{ V}$					
Source		6.0	13	26	
Sink		10	13	26	
$V_{CC} = 3.0 \text{ V}$					
Source		15	32	60	
Sink		40	64	140	
$V_{CC} = 5.0 \text{ V}$					
Source		20	40	140	
Sink		40	70	140	
Power Supply Current (Per Amplifier, V <sub>O</sub> = 0 V)	I <sub>D</sub>			]	mA
V <sub>CC</sub> = 1.0 V		_	1.2	1.75	
$V_{CC} = 3.0 \text{ V}$		_	1.5	2.0	
V <sub>CC</sub> = 5.0 V		_	1.65	2.25	
$V_{CC} = 1.0 \text{ V } (T_A = -40 \text{ to } 105^{\circ}\text{C})$		_	_	2.0	
$V_{CC} = 3.0 \text{ V } (T_A = -40 \text{ to } 105^{\circ}\text{C})$		_	_	2.25	
$V_{CC} = 5.0 \text{ V } (T_A = -40 \text{ to } 105^{\circ}\text{C})$		_	_	2.5	

# $\textbf{AC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 5.0 \ \text{V}, \ V_{EE} = 0 \ \text{V}, \ V_{CM} = V_{O} = V_{CC}/2, \ T_{A} = 25^{\circ}\text{C}, \ unless otherwise noted.)$

Characteristic	Symbol	Min	Тур	Max	Unit
Slew Rate (V <sub>S</sub> = $\pm 2.5$ V, V <sub>O</sub> = $-2.0$ to $2.0$ V, R <sub>L</sub> = $2.0$ k $\Omega$ , A <sub>V</sub> = $1.0$ ) Positive Slope Negative Slope	SR	2.0 2.0	3.0 3.0	6.0 6.0	V/µs
Gain Bandwidth Product (f = 100 kHz) $V_{CC} = 0.5 \text{ V}, V_{EE} = -0.5 \text{ V} $ $V_{CC} = 1.5 \text{ V}, V_{EE} = -1.5 \text{ V} $ $V_{CC} = 2.5 \text{ V}, V_{EE} = -2.5 \text{ V} $	GBW	3.0 3.5 4.0	4.0 4.5 5.0	6.0 7.0 8.0	MHz
Gain Margin (R <sub>L</sub> =10 k $\Omega$ , C <sub>L</sub> = 0 pF)	Am	-	6.5	-	dB
Phase Margin ( $R_L = 10 \text{ k}\Omega$ , $C_L = 0 \text{ pF}$ )	φm	-	60	-	Deg
Channel Separation (f = 1.0 Hz to 20 kHz, $R_L$ = 600 $\Omega$ )	CS	-	120	-	dB
Power Bandwidth ( $V_O = 4.0 \text{ V}_{pp}, R_L = 1.0 \text{ k}\Omega, \text{THD} \leq 1.0\%$ )	BW <sub>P</sub>	-	200	-	kHz
Total Harmonic Distortion (V $_{O}$ = 4.5 V $_{pp},R_{L}$ = 600 $\Omega,A_{V}$ = 1.0) f = 1.0 kHz f = 10 kHz	THD	- -	0.004 0.01	- -	%
Differential Input Resistance (V <sub>CM</sub> = 0 V)	R <sub>in</sub>	_	>1.0	-	terraΩ
Differential Input Capacitance (V <sub>CM</sub> = 0 V)	C <sub>in</sub>	_	2.0	-	pF
Equivalent Input Noise Voltage (V <sub>CC</sub> = 1.0 V, V <sub>CM</sub> = 0 V, V <sub>EE</sub> = Gnd, R <sub>S</sub> = 100 $\Omega$ ) f = 1.0 kHz	e <sub>n</sub>	_	30	-	nV/√Hz




Figure 2. Representative Block Diagram

#### **General Information**

The MC33502 dual operational amplifier is unique in its ability to provide 1.0 V rail—to—rail performance on both the input and output by using a SMARTMOS <sup>™</sup> process. The amplifier output swings within 50 mV of both rails and is able to provide 50 mA of output drive current with a 5.0 V supply, and 10 mA with a 1.0 V supply. A 5.0 MHz bandwidth and a slew rate of 3.0 V/ $\mu$ s is achieved with high speed depletion mode NMOS (DNMOS) and vertical PNP transistors. This device is characterized over a temperature range of  $-40^{\circ}$ C to  $105^{\circ}$ C.

# Circuit Information Input Stage

One volt rail-to-rail performance is achieved in the MC33502 at the input by using a single pair of depletion mode NMOS devices (DNMOS) to form a differential amplifier with a very low input current of 40 fA. The normal input common mode range of a DNMOS device, with an ion implanted negative threshold, includes ground and relies on the body effect to dynamically shift the threshold to a positive value as the gates are moved from ground towards the positive supply. Because the device is manufactured in a p-well process, the body effect coefficient is sufficiently large to ensure that the input stage will remain substantially saturated when the inputs are at the positive rail. This also applies at very low supply voltages. The 1.0 V rail-to-rail input stage consists of a DNMOS differential amplifier, a folded cascode, and a low voltage balanced mirror. The low voltage cascoded balanced mirror provides high 1st stage gain and base current cancellation without sacrificing signal integrity. Also, the input offset voltage is trimmed to less than 1.0 mV because of the limited available supply voltage. The body voltage of the input DNMOS differential pair is internally trimmed to minimize the input offset voltage. A common mode feedback path is also employed to enable the offset voltage to track over the input common mode voltage. The total operational amplifier quiescent current drop is 1.3 mA/amp.

#### **Output Stage**

An additional feature of this device is an "on demand" base current cancellation amplifier. This feature provides base drive to the output power devices by making use of a buffer amplifier to perform a voltage-to-current conversion. This is done in direct proportion to the load conditions. This "on demand" feature allows these amplifiers to consume only a few micro-amps of current when the output stage is in its quiescent mode. Yet it provides high output current when required by the load. The rail-to-rail output stage current boost circuit provides 50 mA of output current with a 5.0 V supply (For a 1.0 V supply output stage will do 10 mA) enabling the operational amplifier to drive a 600  $\Omega$  load. A buffer is necessary to isolate the load current effects in the output stage from the input stage. Because of the low voltage conditions, a DNMOS follower is used to provide an essentially zero voltage level shift. This buffer isolates any load current changes on the output stage from loading the input stage. A high speed vertical PNP transistor provides excellent frequency performance while sourcing current. The operational amplifier is also internally compensated to provide a phase margin of 60 degrees. It has a unity gain of 5.0 MHz with a 5.0 V supply and 4.0 MHz with a 1.0 V supply.

# **Low Voltage Operation**

The MC33502 will operate at supply voltages from 0.9 to 7.0 V and ground. When using the MC33502 at supply voltages of less than 1.2 V, input offset voltage may increase slightly as the input signal swings within approximately 50 mV of the positive supply rail. This effect occurs only for supply voltages below 1.2 V, due to the input depletion mode MOSFETs starting to transition between the saturated to linear region, and should be considered when designing high side dc sensing applications operating at the positive supply rail. Since the device is rail—to—rail on both input and output, high dynamic range single battery cell applications are now possible.




Figure 3. Output Saturation versus Load Resistance




Figure 4. Drive Output Source/Sink Saturation Voltage versus Load Current




Figure 5. Input Current versus Temperature




Figure 6. Gain and Phase versus Frequency




Figure 7. Transient Response




Figure 8. Slew Rate




Figure 9. Maximum Power Dissipation versus Temperature




Figure 10. Open Loop Voltage Gain versus Temperature




Figure 11. Output Voltage versus Frequency




Figure 12. Common Mode Rejection versus Frequency




Figure 13. Power Supply Rejection versus Frequency




Figure 14. Output Short Circuit Current versus Output Voltage




Figure 15. Output Short Circuit Current versus Temperature




Figure 16. Supply Current per Amplifier versus Supply Voltage with No Load




Figure 17. Input Offset Voltage Temperature Coefficient Distribution




Figure 18. Input Offset Voltage Distribution




Figure 19. Total Harmonic Distortion versus Frequency with 1.0 V Supply




Figure 20. Total Harmonic Distortion versus Frequency with 5.0 V Supply




Figure 21. Slew Rate versus Temperature




Figure 22. Gain Bandwidth Product versus Temperature




Figure 23. Voltage Gain and Phase versus Frequency




Figure 24. Gain and Phase Margin versus Temperature




Figure 25. Gain and Phase Margin versus Differential Source Resistance




Figure 26. Feedback Loop Gain and Phase versus Capacitive Load




Figure 27. Channel Separation versus Frequency




Figure 28. Output Voltage Swing versus Supply Voltage




Figure 29. Equivalent Input Noise Voltage versus Frequency




Figure 30. Gain and Phase Margin versus Supply Voltage




Figure 31. Useable Supply Voltage versus Temperature




Figure 32. Open Loop Gain versus Supply Voltage




Figure 33. 1.0 V Oscillator




Figure 34. 1.0 V Voiceband Filter





Figure 35. Power Supply Application



Io	lL	ΔΙ <sub>Ο</sub> /ΔΙ <sub>L</sub>
435 mA	463 μΑ	−120 x 10 <sup>−6</sup>
212 mA	492 μΑ	-120 X 10 -

For best performance, use low tolerance resistors.


Figure 36. 1.0 V Current Pump


SMARTMOS is a trademark of Motorola, Inc.




PDIP-8 CASE 626-05 ISSUE P

**DATE 22 APR 2015** 





NOTE 5



STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN

5. GROUND 6. OUTPUT 7. AUXILIARY 8. V<sub>CC</sub>

#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- LEADS UNCONSTRAINED.

  DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52 TYP	
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
Е	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54 BSC	
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10°		10°

# **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location WL = Wafer Lot

YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document I Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP-8		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK** 


**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
7	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location = Wafer Lot

= Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww

= Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED of the control of	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

## SOIC-8 NB CASE 751-07 ISSUE AK

# DATE 16 FEB 2011

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1  STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE  STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. PINS 2	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1  STYLE 7: PIN 1. IMPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2	3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1  STYLE 12: PIN 1. SOURCE 2. SOURCE
PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND	PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd  STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1  STYLE 12: PIN 1. SOURCE 2. SOURCE
PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND	PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2	PIN 1. SOURCE 2. SOURCE
6. BIAS 2 7. INPUT 8. GROUND	5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	STYLE 15:  PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		
	PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE 8. CATHODE 8. CATHODE 8. CATHODE 8. CATHODE 9. COMMON CATHODE/VCC 9. COMMON CATHODE/VCC 1. I/O LINE 1 2. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 5 8. COMMON ANODE/GND 8. COMMON ANODE/GND 8. COMMON ANODE/GND 8. COMMON ANODE/GND 8. I/O LINE 5 8. COMMON ANODE/GND 8. SOURCE 9. II. ILIMIT 9. SOURCE 1. SOURCE 1. SOURCE 1. SOURCE 2. SOURCE 1 2. SOURCE 1 3. GATE 2 4. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2	PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. N-DRAIN 8. CATHODE, COMMON 8. N-DRAIN 8. CATHODE, COMMON 8. CATHODE 9IN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 4. GATE 2 5. DRAIN 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 8. COMMON CATHODE/VCC 1. COMMON CATHODE/VCC 1. COMMON CATHODE/VCC 1. (/O LINE 1 2. COMMON CATHODE/VCC 1. (/O LINE 3 5. COMMON ANODE/GND 6. (/O LINE 4 7. (/O LINE 5 8. COMMON ANODE/GND 8. LINE 2 OUT 9. COMMON ANODE/GND 8. LINE 1 OUT  STYLE 26: PIN 1. GND 9. LINE 2 OUT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 27: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 28: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 29: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 29: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 2 OUT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 29: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 29: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 2 OUT 9. COMMON ANODE/GND 9. LINE 1 OUT  STYLE 29: PIN 1. ILIMIT 9. COMMON ANODE/GND 9. LINE 2 OUT 9. COMMON ANODE/GND 9. COMMON ANODE/GND 9. LINE 2 OUT 9. COMMON ANODE/GND 9. COMM

DOCUMENT NUMBER:	98ASB42564B	Printed versions are uncontrolled except when accessed already from the Document He Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative